



SY26170/SY26171

High Efficiency, 20A, 16V Input Synchronous Step-Down Regulator

General Description

The SY26170 and SY26171 are high efficiency synchronous step-down DC-DC regulators that feature internal power and synchronous rectifier switches, and are capable of delivering 20A continuous output current over a wide input voltage range from 2.7V to 16V. The output voltage is adjustable: SY26170 from 0.9V to 5.5V and SY26171 from 0.6V to 5.5V.

Silergy's proprietary Instant-PWM™ fast-response, constant on-time (COT) control method supports high input/output voltage ratios (low duty cycles) and responds to load transients within approximately 100ns while maintaining a near-constant operating frequency over line, load, and output voltage ranges. This control method provides stable operation without complex compensation, even with low ESR ceramic output capacitors.

The stable internal reference (V_{REF}) provides $\pm 1\%$ accuracy over $T_J = -40^\circ\text{C}$ to 125°C , and the differential input sense configuration allows the feedback sensing at the most relevant load point.

Internal $8.6\text{m}\Omega$ power and $2.5\text{m}\Omega$ synchronous rectifier switches provide excellent efficiency for a wide range of applications, especially for low output voltages and low duty cycles. Cycle-by-cycle current limit, input undervoltage lockout, internal soft-start, output undervoltage (UVP) and overvoltage (OVP) protection, and thermal shutdown provide safe operation in all operating conditions.

The SY26170 and SY26171 is available in a compact QFN3x4 package.

Features

- Wide Input Voltage Range:
 - 2.7V to 16V if VCC is Supplied by an External Source
 - 3.6V to 16V if VCC is Supplied by Internal LDO
- Internal $8.6\text{m}\Omega$ Power Switch and $2.5\text{m}\Omega$ Synchronous Rectifier
- Accurate Feedback Setpoint: $\pm 1\%$ from -40°C to 125°C
- Remote Sensing at Point of Load Side
- Ultra-Fast Load Transient Response
- Selectable 600kHz, 800kHz, and 1000kHz Switching Frequency
- Selectable Automatic High Efficiency Discontinuous Operating Mode at Light Loads
- Programmable Valley Current Limit
- Reliable Built-In Protections:
 - Automatic Recovery for Input Undervoltage (UVLO)
 - SY26170 Latch-Off, SY26171 Automatic Recovery for Output Undervoltage (UVP) and Overtemperature (OTP) Conditions
 - SY26170 Latch-Off Mode, SY26171 Hiccup Mode after 32 Consecutive Cycles Valley Current Limit Protection
 - Latch-Off for Output Overvoltage Condition (OVP)
 - Cycle-by-Cycle Reverse, Valley, and Peak Current Limit (OCP)
- Internal and Adjustable Soft-Start to Limit Inrush Current
- Smooth Startup with Pre-Biased V_{OUT}
- Output Voltage Tracking
- Output Sinking Mode
- Power-Good Output Monitor for Undervoltage and Overvoltage

Applications

- Telecom and Networking Systems
- Servers
- High Power Access Points
- Storage Systems
- Cellular Base Stations

Typical Application




Figure 1. Typical Application Circuit




Figure 2. Efficiency vs. Load Current

Ordering Information


Ordering Part Number	Package type	Top Mark
SY26170TXQ	QFN3×4-21	GBW xyz
SY26171TXQ	RoHS-Compliant and Halogen-Free	GRW xyz

x = year code, y = week code, z = lot number code

Device Options

Part Number	V _{REF}	OCP/UVP	OTP	OVP
SY26170TXQ	0.9V	Latch-off	Latch-off	Latch-off
SY26171TXQ	0.6V	Hiccup	Auto-recovery	Latch-off

Pinout (top view)



Pin Description

Pin No	Pin Name	Pin Description
1	BS	Bootstrap supply for the high side gate driver. Connect a 0.1μF ceramic capacitor between the BS and the LX pins.
2	AGND	Analog ground.
3	ILMT	Synchronous rectifier current-limit setting. Connect a resistor to AGND to set the inductor valley current limit value.
4	MODE	Operation mode selection. Program MODE to select FCCM/PFM and the operating switching frequency.
5	TRK/REF	External tracking voltage input. The FBS voltage tracks this input signal. Optionally adjust the soft-start time by adding an appropriate external capacitor between this pin and the AGND pin, and between this pin and the GNDS pin, respectively.
6	GNDS	Remote ground sense. Connect this pin directly to the negative side of the preferred voltage sense point. Connect to GND if remote sense is not used.
7	FBS	Remote feedback sense. Connect this pin to the center point of the output resistor divider to program the output voltage. See Design Procedure.
8	EN	Enable input. Pull low to disable the device; pull high to enable. Do not leave this pin floating. May be used for increasing startup voltage or sequencing. See Detailed Description.
9	PG	Power-good indicator. Open-drain output when the output voltage is within 92.5% to 115% of the regulation setpoint.
10, 21	IN	Power input. Decouple this pin to the GND pin with at least a 30μF ceramic capacitor.
11, 12, 13, 14, 15, 16, 17, 18	GND	Power ground.
19	VCC	Internal 3V LDO output. Power supply for internal analog circuits and driving circuits. Decouple this pin to GND with at least a 1μF ceramic capacitor. Use short, direct connections and avoid the use of vias. May be driven by an external bias supply. See Detailed Description.
20	LX	Inductor pin. Connect this pin to the switching node of the inductor.

Block Diagram




Figure 3. Block Diagram

Absolute Maximum Ratings

Absolute Maximum Ratings (Note 1)	Min	Max	Unit
IN	-0.3	18	V
EN, LX	-0.3	IN + 0.3	
LX, 10ns Duration	-5	IN + 5	
BS	LX - 0.3	LX + 4	
FBS, GNDS, AGND, VCC, PG, ILMT, TRK/REF, MODE	-0.3	4	°C
Junction Temperature, Operating	-40	150	
Lead Temperature (Soldering, 10s)		260	
Storage Temperature	-65	150	
ESD:HBM(Human Body Model)	±2000		V
ESD:CDM(Charged Device Model)	±500		V

Thermal Information

Thermal Information (Note 2)	Typ	Unit
θ_{JA} Junction-to-Ambient Thermal Resistance	24	°C/W
θ_{JC} Junction-to-Case Thermal Resistance	4.5	
P_D Power Dissipation $T_A = 25^\circ\text{C}$	4.2	W

Recommended Operating Conditions

Recommended Operating Conditions (Note 3)	Min	Max	Unit
IN	2.7	16	V
Output Voltage, SY26170	0.9	5.5	
Output Voltage, SY26171	0.6	5.5	
GNDS, AGND	-0.2	0.2	
VCC External Bias (Note 6)	3.13	3.6	A
Output Current		20	
Output Current-Limit Setting		24	
Peak Inductor Current		28	
Junction Temperature	-40	125	°C

Electrical Characteristics

($V_{IN} = 12V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$. Typical values are at $T_J = 25^{\circ}C$, unless otherwise specified (Note4))

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Input	Voltage	V_{IN}		2.7		16	V
	UVLO, Rising	$V_{IN,UVLO}$		2.1	2.4	2.7	
	UVLO, Hysteresis	$V_{IN,HYS}$			550		mV
	Shutdown Current	I_{SHDN}	$V_{EN} = 0V, T_J = 25^{\circ}C$		4	10	μA
	Quiescent Current	I_Q	$V_{EN} = 2V, V_{FBS} = 105\%V_{REF}$, PFM mode, not switching, $T_J = 25^{\circ}C$		650	950	
VCC	UVLO, Rising	$V_{VCC,UVLO}$		2.65	2.8	2.95	V
	UVLO, Hysteresis	$V_{VCC,HYS}$			300		mV
	Output	V_{CC}	$I_{VCC} = 0mA$	2.88	3	3.12	V
	Load Regulation	$V_{CC,REG}$	$I_{VCC} = 25mA$		0.5		%
FBS	Reference Voltage	V_{REF}	$GNDS = 0V, T_J = -40^{\circ}C-125^{\circ}C$ SY26170	0.891	0.900	0.909	V
			$GNDS = 0V, T_J = 0^{\circ}C-70^{\circ}C$ SY26170	0.895	0.900	0.905	
			$GNDS = 0V, T_J = -40^{\circ}C-125^{\circ}C$ SY26171	0.594	0.600	0.606	
			$GNDS = 0V, T_J = 0^{\circ}C-70^{\circ}C$ SY26171	0.597	0.600	0.603	
	Error Amp Offset	V_{OS}		-3		3	mV
	Input Current	I_{FBS}	$V_{EN} = 2V, V_{FBS} = 1V$		50	100	nA
Power Switch	On-Resistance	$R_{DS(ON)HS}$	$V_{BS-LX} = 3V, T_J = 25^{\circ}C$		8.6		m Ω
	Leakage	$I_{HS, LKG}$	$V_{EN} = 0V, V_{LX} = 0V$		0	10	μA
	Current Limit	$I_{LMT,HS}$		25			A
Synchronous Rectifier	On-Resistance	$R_{DS(ON)LS}$	$V_{CC} = 3V, T_J = 25^{\circ}C$		2.5		m Ω
	Leakage	$I_{LS, LKG}$	$V_{EN} = 0V, V_{LX} = 12V$		0	30	μA
	Reverse Current	$I_{LMT,RVS}$			-10		A
ILMT Pin Output Voltage		V_{ILMT}		0.77	0.8	0.83	V
ILMT Ratio		$I_{ILMT}/I_{LMT,BOT}$	$I_{LMT,BOT} > 5A$	6	6.7	7.3	$\mu A/A$
Discharge MOSFET Resistance		R_{DIS}			80	180	Ω
Enable (EN)	Rising Threshold	$V_{EN,R}$		1.18	1.23	1.28	V
	Threshold Hysteresis	$V_{EN,HYS}$			0.2		
	Input Current	I_{EN}	$V_{EN} = 2V$		0		μA
Soft-Start (SS)	Charging Current	I_{SS1}	$V_{SS} = 0V$		42		
	Discharge Current	I_{SS2}	$V_{SS} = 1V$		12		
	Minimum Soft-Start Time	$t_{SS,MIN}$	$C_{SS} = 1nF$ (Note 5), SY26170 $C_{SS} = 1nF$ (Note 5), SY26171		1.5 1		ms
Overvoltage Protection Threshold		V_{OVP}		112	115	118	% V_{FBS}
Undervoltage Protection	Threshold	V_{UVP}		45	50	55	
	Delay	$t_{UVP,DLY}$	(Note 5)		20		μs
UVP/OCP Hiccup On-Time		$t_{HICCUP,ON}$	$C_{SS} = 1nF$ (Note 5)		3		ms
UVP/OCP Hiccup Off-Time		$t_{HICCUP,OFF}$			11		
Power-Good	Thresholds	V_{PG}	V_{FBS} falling, PG high to low	77	80	83	% V_{FBS}
			V_{FBS} rising, PG low to high	89.5	92.5	95.5	
			V_{FBS} rising, PG high to low	112	115	118	
	Delay	$t_{PG,R}$	Low to high (Note 5)		0.8		ms
$t_{PG,F}$		High to low (Note 5)		20		μs	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Power-Good	Output Low Voltage	$V_{PG,LOW}$	$V_{IN} = 0V, 100k\Omega$ from PG to 3.3V		650	800	mV
		$V_{IN} = 0V, 10k\Omega$ from PG to 3.3V		750	900		
	Output Low Leakage	$I_{PG,LKG}$	$V_{EN} = 2V, V_{FBS} = 0V, I_{PG} = 10mA$ $V_{PG} = 3.3V$			0.5	V
Switching Frequency	f_{sw}	$R_{MODE} = 0\Omega, I_{OUT} = 0A, FCCM, V_{OUT} = 1V, T_J = 25^\circ C$	480	600	720	kHz	
		$R_{MODE} = 30.1k\Omega, I_{OUT} = 0A, FCCM, V_{OUT} = 1V, T_J = 25^\circ C$	680	800	920		
		$R_{MODE} = 60.4k\Omega, I_{OUT} = 0A, FCCM, V_{OUT} = 1V, T_J = 25^\circ C$	880	1000	1120		
Minimum On-Time	$t_{ON,MIN}$	$I_{OUT} = 3A$ (Note 5)			50	ns	
Minimum Off-Time	$t_{OFF,MIN}$	$I_{OUT} = 3A$ (Note 5)			180		
Thermal Shutdown Temperature	T_{SD}	T_J rising (Note 5)		160		$^\circ C$	
Thermal Shutdown Hysteresis	T_{HYS}	(Note 5)		30			

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^\circ C$ on a 2oz four-layer Silergy evaluation board.

Note 3: The device is not guaranteed to function outside its operating conditions.







Note 4: Unless otherwise stated, limits are 100% production tested under pulsed load conditions such that $T_A \cong T_J = 25^\circ C$. Limits over the operating temperature range (See recommended operating conditions) and relevant voltage range(s) are guaranteed by design, test, or statistical correlation.







Note 5: Guaranteed by design or statistical correlation.







Note 6: VCC external bias voltage must be higher than VCC regulated voltage if the input voltage operates at 2.7V to 16V.

Typical Performance Characteristics


(SY26171, $T_A = 25^\circ\text{C}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 1.2\text{V}$, $L = 0.22\mu\text{H}$, $C_{OUT} = 47\mu\text{F} \times 5$, $f_{SW} = 600\text{kHz}$, $R_{ILMT} = 5.6\text{k}\Omega$, $C_{SS} = 0.2\mu\text{F}$, unless otherwise noted)








Startup from EN
($V_N=12V$, $V_{OUT}=1.2V$, $I_{OUT}=20A$)




Time (4ms/div)

Shutdown from EN
($V_N=12V$, $V_{OUT}=1.2V$, $I_{OUT}=20A$)




Time (4ms/div)

SY26170 Short Circuit Protection
($V_N=12V$, $V_{OUT}=1.2V$, $I_{OUT}=0A$ -short, $R_{LIMT}=5.6k\Omega$, FCCM)




Time (10ms/div)

SY26170 Short Circuit Protection
($V_N=12V$, $V_{OUT}=1.2V$, $I_{OUT}=20A$ -short, $R_{LIMT}=5.6k\Omega$, FCCM)




Time (10ms/div)

SY26171 Short Circuit Protection
($V_N=12V$, $V_{OUT}=1.2V$, $I_{OUT}=0A$ -short, $R_{LIMT}=5.6k\Omega$, FCCM)



Time (10ms/div)


SY26171 Short Circuit Protection
($V_N=12V$, $V_{OUT}=1.2V$, $I_{OUT}=20A$ -short, $R_{LIMT}=5.6k\Omega$, FCCM)



Time (10ms/div)

Output Ripple


($V_{IN}=12V$, $V_{OUT}=1.2V$, $I_{OUT}=0A$, PFM)



Time (2μs/div)

Output Ripple


($V_{IN}=12V$, $V_{OUT}=1.2V$, $I_{OUT}=0A$, FCCM)



Time (2μs/div)

Output Ripple


($V_{IN}=12V$, $V_{OUT}=1.2V$, $I_{OUT}=20A$)



Time (2μs/div)

Load Transient


($V_{IN}=12V$, $V_{OUT}=1.2V$, $I_{OUT}=0-10A$, PFM)



Time (100μs/div)

Load Transient


($V_{IN}=12V$, $V_{OUT}=1.2V$, $I_{OUT}=0-10A$, FCCM)







Time (100μs/div)

Load Transient

($V_{IN}=12V$, $V_{OUT}=1.2V$, $I_{OUT}=2-20A$, FCCM)



Time (100μs/div)



Detailed Description

Constant On-Time Architecture and Frequency Lock Loop (FLL)

The one-shot circuit or on-time generator, which determines how long to turn on the high side power switch, is fundamental to any constant on-time (COT) architecture. Each on-time (t_{ON}) is a fixed period internally calculated to operate the step-down regulator at the desired switching frequency, considering the input and output voltage ratio $t_{ON} = (V_{OUT}/V_{IN}) \times (1/f_{SW})$. For example, considering that a hypothetical converter targets 1.2V output from a 12V input at 600kHz. The target on-time is $(1.2V/12V) \times (1/600kHz) = 167ns$. Each t_{ON} pulse is triggered by the feedback comparator when the output voltage measured at the FBS pin drops below the internal voltage reference value. After a t_{ON} period, a minimum off-time ($t_{OFF,MIN}$) is imposed before any further switching is initiated, even if the output voltage is less than the target. This approach avoids making any switching decisions during the noisy periods immediately after switching events, or while the switching node (LX) is rapidly rising or falling.

There is no fixed clock in the COT control loop, so the high side power switch can turn on almost immediately after a load transient. Subsequent switching pulses can be quickly initiated, ramping the inductor current up to meet load requirements with minimal delays. Conventional current-mode or voltage-mode control methods determine when to turn off the high side power switch and turn on the low side synchronous rectifier based on current feedback, feedback voltage, internal ramps, and internal compensation signals, so these must all be monitored. These small signals are difficult to observe in a noisy switching environment immediately after switching large currents, which makes such architectures difficult to use.

Once the on-time calculated by the constant on-time architecture deviates from the accurate on-time value, especially in the case of low duty cycle operation, the actual switching frequency will deviate significantly from the setting value. When the load is close to full load, the duty cycle loss will also cause switching frequency deviation. In order to keep the switching frequency relatively constant under different application conditions, the constant on-time architecture needs a frequency lock loop (FLL). In the FLL, the reference frequency is a fixed clock, keeps the same as the setting frequency, and the switching frequency is compared with it cycle by cycle. This loop will adjust the actual on-time, let the switching frequency follow the reference frequency until there is no deviation between them. The FLL function is disabled during soft-start and discontinuous current mode (DCM)

condition. Before soft-start is done, the CCM switching frequency is equal to an initial frequency that is slightly lower than the reference frequency.

Instant-PWM Operation

Silergy's Instant-PWM control method adds several proprietary improvements to the traditional COT architecture. First, whereas most legacy systems based on COT implementations require a dedicated connection to the output voltage terminal to calculate the t_{ON} duration, the Instant-PWM control method derives this signal internally.

Additionally, it optimizes operation with low ESR ceramic output capacitors. In many applications it is desirable to utilize very low ESR ceramic output capacitors, but legacy COT regulators may become unstable in these cases because the beneficial ramp signal that results from the inductor current flowing into the output capacitor may become too small to maintain stable operation. For this reason, Instant-PWM synthesizes a virtual replica of this signal internally. This internal virtual ramp and the feedback voltage are combined and compared to the reference voltage. When the sum is lower than the reference voltage, the t_{ON} pulse is triggered as long as the minimum t_{OFF} has been satisfied and the inductor current measured flowing through the low side synchronous rectifier is lower than the bottom MOSFET current limit. When the t_{ON} pulse is triggered, the low side synchronous rectifier turns off and the high side power switch turns on. The inductor current then ramps up linearly during the t_{ON} period. At the end of the t_{ON} period, the high side power switch turns off, the low side synchronous rectifier turns on, and the inductor current ramps down linearly.

This action also initiates the minimum t_{OFF} timer to ensure sufficient time for stabilizing any transient conditions and settling of the feedback comparator before the next cycle is initiated. This minimum t_{OFF} is relatively short so that transient t_{ON} can be retrIGGERED with minimal delay during high speed load, allowing the inductor current to ramp quickly and provide sufficient energy to the load.

In order to avoid shoot-through, a dead time (t_{DEAD}) is generated internally between the high side power switch turn-off and the low side synchronous rectifier on-period or the low side synchronous rectifier turn-off and the high side power turn-on period.

Light Load Mode and Switching Frequency Selection

In pulse frequency modulation (PFM) or forced continuous conduction mode (FCCM), light load operation mode and switching frequency are both selected by the MODE pin, as shown in Table 1. Once the light load mode and switching frequency are selected after VCC setup, they will be locked until the device shuts down.

Table 1. MODE Configuration

MODE Pin Connection	Light-Load Mode	Switching Frequency
VCC	PFM	600kHz
240kΩ(±20%) to AGND	PFM	800kHz
120kΩ(±20%) to AGND	PFM	1000kHz
AGND	FCCM	600kHz
30kΩ(±20%) to AGND	FCCM	800kHz
60kΩ(±20%) to AGND	FCCM	1000kHz

If PFM light load operation is selected, under light load conditions (typically $I_{OUT} < 0.5 \times \Delta I_L$), the current through the low side synchronous rectifier will ramp to near zero before the next t_{ON} time. When this occurs, the low side synchronous rectifier will turn off, preventing recirculation current that can seriously reduce efficiency under these light load conditions. As load current is further reduced, and the combined feedback and ramp signals remain much greater than the reference voltage, the Instant-PWM control loop will not trigger another t_{ON} until needed, so the apparent operating switching frequency will correspondingly drop, further enhancing efficiency. The switching frequency can be lower than the audible frequency area under deep light load or null load conditions. Continuous conduction mode (CCM) resumes smoothly as soon as the load current increases sufficiently for the inductor current to remain above zero at the time of the next t_{ON} cycle. The device enters CCM once the load current exceeds the critical level. After that, the switching frequency stays fairly constant over the output current range. The critical level of the load current is determined as follows:

$$I_{OUT_CTL} = \frac{\Delta I_L}{2} = \frac{V_{OUT} \times (1 - D)}{2 \times f_{SW} \times L_1}$$

If FCCM light load operation is selected, under light load conditions, the low side synchronous rectifier still turns on even when the inductor current crosses zero. Current flow will continue until the next t_{ON} cycle. The device always operates under continuous conduction mode and keeps fairly constant switching frequency over the entire output current range.

Input Undervoltage Lockout (UVLO)

To prevent operation before all internal circuitry is ready, and to ensure that the power and synchronous rectifier switches can be properly driven, Instant-PWM incorporates input undervoltage lockout protection. The device remains in a low current state and all switching actions are inhibited until V_{IN} exceeds the UVLO (rising) threshold. At that time, if EN is enabled, the device will

start up by initiating a soft-start ramp. If V_{IN} falls below $V_{IN,UVLO}$ minus the input UVLO hysteresis, switching actions will again be suppressed.

If the input UVLO threshold is low for some applications with a high input UVLO threshold requirement, use EN and two external divided resistors to adjust the input UVLO, as shown in Figure 4.




Figure 4. Enable Control

VCC Linear Regulator and VCC UVLO

The SY26170 and SY26171 integrates a high performance, low drop-out linear regulator for 3V VCC, supplied by input voltage, which can power the internal gate drivers, PWM logic, analog circuitry, and other blocks. Connect a 1μF low ESR ceramic capacitor from VCC to GND, as shown in Figure 5.




Figure 5. VCC Linear Regulator

Like input UVLO design, VCC also features UVLO protection. When the VCC voltage is lower than the VCC UVLO rising threshold minus VCC UVLO hysteresis, the device will shut down to ensure all internal circuitry logic is correct and the power and synchronous rectifier switches can be properly driven.

VCC may also be used to apply an external 3.3V power source, if available. This external bias will allow device operation with V_{IN} as low as 2.7V.

Enable Control

The EN input is a high voltage capable input with logic-compatible threshold. The comparator design scheme makes the EN rising threshold comparatively accurate. When EN voltage rises to approximately 0.8V, VCC supplies the EN comparator. When EN is driven above 1.23V, normal device operation will be enabled, and the switching node pulse appears. When EN voltage falls below the EN rising threshold minus hysteresis, the switching node pulse is inhibited. When EN voltage is driven lower than 0.4V, the VCC will be shut down, reducing input current to 4μA typ. (at normal temperature).

It is not recommended to connect EN and IN directly. A resistor of 1kΩ to 1MΩ should be used if EN is pulled high by IN.

Startup and Shutdown

The SY26170 and SY26171 incorporates an internal soft-start circuit to smoothly ramp the output to the desired voltage whenever the device is enabled. Internally, the soft-start circuit clamps the output at a low voltage and then allows the output to rise to the desired voltage over approximately one soft-start time, t_{SS} , which avoids high current flow and transients during startup. The startup and shutdown sequences are shown in Figure 6.




Figure 6. Startup and Shutdown Sequences

After the input voltage exceeds its own UVLO (rising) threshold and EN is enabled for a delay time t_{DLY1} , V_{CC} is turned on. The buck regulator is turned on after another delay time t_{DLY2} after V_{CC} voltage is set up. When the output voltage is 92.5% of the regulation point, PG becomes high impedance after a delay time $t_{PG,R}$.

Programmable Soft-Start Time and On-Time Pre-Bias

The soft-start time t_{SS} can be programmed using the TRK/REF pin. Connect a capacitor between the TRK/REF pin and AGND pins, and between the TRK/REF and GND pins to program the soft-start time. The soft-start time can be calculated as follows:

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF}}{I_{SS}(\mu A)}$$

The typical value of soft-start charging current I_{SS} is 42µA. To guarantee a sufficient programmable soft-start time when using a smaller soft-start capacitor, there is a minimum soft-start time t_{SS_MIN} , as shown in Table 2.

Table 2. Minimum Soft-Start Time

Part Number	Min Soft-Start Time (t_{SS_MIN})
SY26170TXQ	1.5ms
SY26171TXQ	1ms

If the output is pre-biased to a set voltage before start-up, the device disables the switching of both the high side power switch and the low side synchronous rectifier until the internal soft-start circuit voltage exceeds the sensed output voltage at the FBS node. Before the switching node pulse occurs, the switching node voltage is sampled to the internal on-time generator circuit to create on-time pre-bias. This is so that the first on-time will be matched with the current pre-bias output voltage.

Note that in the output voltage pre-biased scenario, if the BS-LX voltage is lower than 1.8V, the low side synchronous rectifier turns on to allow the BS voltage to be charged by V_{CC} . The low side synchronous rectifier turns on for a very narrow pulse, so the drop in the pre-biased output level is negligible.

Output Voltage Tracking and Reference

The SY26170 and SY26171 can also be configured for tracking applications using the TRK/REF pin. When an external voltage signal is connected to TRK/REF, it acts as a reference for the SY26170 and SY26171 output voltage. The FBS voltage follows this external voltage signal exactly, and the soft-start settings are ignored. The TRK/REF input signal can be in the range of 0.3V to 1.2V. During the initial start-up, the TRK/REF needs to exceed 600mV (SY26171) or 900mV (SY26170) initially to ensure proper operation. After that, it can be any value between 0.3V and 1.2V.

Differential Output Voltage Remote Sense Function

The SY26170 and SY26171 supports differential remote output voltage sensing. The dedicated GNDS pin helps provide remote GND voltage sensing, operating in conjunction with remote OUT voltage sensing to limit any decrease in remote load side voltage, even with load current as high as 20A. The remote sense trace pair should be kept at a low impedance to achieve the best performance.

Output Discharge Function

The SY26170 and SY26171 discharges the output voltage when the converter shuts down from V_{IN} , EN, or thermal shutdown so that output voltage can be discharged in minimal time, even if load current is zero. The discharge MOSFET in parallel with the low side

synchronous rectifier turns on after the low side synchronous rectifier turns off when shut down logic is triggered. The output discharge MOSFET $R_{DS(ON)}$ is typically 80Ω at room temperature. Note that the discharge MOSFET is not active beyond these shutdown conditions.

Buck Output Power-Good Indicator

The buck power-good (PG) indicator is an open-drain output controlled by a window comparator connected to the feedback signal. If V_{FBS} is greater than $V_{PG,R}$ and less than V_{OVP} for at least the power-good delay time (low to high), PG will be high impedance.

PG should be connected to VCC or another voltage source less than 4V through a resistor (e.g. $10k\Omega$ – $100k\Omega$). After V_{IN} exceeds its own UVLO (rising) threshold, the PG MOSFET is turned on so that PG is pulled to GND before the output voltage is ready. After feedback voltage V_{FBS} reaches $V_{PG,R}$, PG is pulled high (after a delay time within $800\mu s$). If V_{FBS} drops to $V_{PG,F}$ or rises to V_{OVP} for an OVP delay time, PG is pulled low (after a delay time within $20\mu s$).

The PG circuit is specifically designed so that when the PG connects to an external power source through $10k\Omega$ – $100k\Omega$, even if the input voltage is zero, the PG voltage maintains an output low voltage level.

External Bootstrap Capacitor Connection

The SY26170 and SY26171 integrates a floating power supply for the gate driver that operates the high side power switch. Proper operation requires a $0.1\mu F$ low ESR ceramic capacitor to be connected between the BS and LX pins. This bootstrap capacitor provides the gate driver supply voltage for the high side N-channel MOSFET power switch.




Figure 7. Bootstrap Capacitor Connection

Fault Protection

Programmable Valley Current Limit Protection

Instant-PWM incorporates a cycle-by-cycle “valley” current limit. Inductor current is measured in the low side synchronous rectifier when it turns on and as the inductor current ramps down. If the current exceeds the bottom MOSFET current limit, t_{ON} is inhibited until the

current returns to safe levels, as shown in Figure 8.




Figure 8. Valley Current Limit

This limits the inductor current, and because the output current is higher, the output voltage naturally falls. Switching will resume once the inductor current is below the valley current limit.

The valley current limit value can be programmed using the ILMT pin. Connect a resistor between the ILMT and AGND pins to program the valley current limit value. The ILMT output voltage is constant, and the ILMT resistor current is sensed by the device and compared to the low side synchronous rectifier current mirror value. If the mirror current is larger than the ILMT resistor current, the device operates under valley current limit state and t_{ON} is inhibited. The valley current limit value is calculated as follows:

$$I_{LMT,BOT} = \frac{V_{ILMT}}{G_{MIRROR} \times R_{ILMT}}$$

where ILMT output voltage V_{ILMT} is 0.8V, and the low side synchronous rectifier mirror ratio G_{MIRROR} is $6.7\mu A/A$ typically.




Figure 9. Valley Current Limit

After startup, if the SY26170 and SY26171 detects 32 consecutive cycles of valley current limit protection, or detects one cycle of valley current limit protection when the FBS voltage drops below the undervoltage threshold, undervoltage protection will be triggered. The undervoltage protection method depends on the SY26170 and SY26171 variant, as follows:

- For the SY26170, the IC will shut down in the latch-off mode.

- For the SY26171, the switching will be disabled for a hiccup off-time. The device will then restart with a complete soft-start cycle. If the fault condition remains after $t_{\text{HICCUP,ON}}$ this ‘hiccup’ cycle of startup and shutdown will continue unless the junction temperature exceeds T_{SD} . If the fault condition is resolved, the device will resume normal operation.

Peak Current Limit Protection

The device also features cycle-by-cycle “peak” current limit (top MOSFET current limit). During t_{ON} time, the high side power switch current is monitored. If the monitored current exceeds the top MOSFET current limit, the high side power switch is turned off, the low side synchronous rectifier is turned on, and t_{ON} is inhibited. t_{ON} will remain inhibited until the low side synchronous rectifier current is lower than the bottom MOSFET current limit value. Peak current limit protection has a blanking time at the initial on-time, in which the high side power switch current sample is disabled to make sampling noise shielding. Peak current limit protection priority is lower than minimum on-time.

Reverse Current Limit Protection

The SY26170 and SY26171 also features cycle-by-cycle “reverse” current limit. When the current is lower than the reverse current limit (-10A, typ.), the low side synchronous rectifier is turned off, and the high side power switch is turned on. At the initial off-time, low side synchronous rectifier current sample is disabled to make sampling noise shielding.

Output Sink Mode Protection (OSM)

The SY26170 and SY26171 includes output sinking mode. When the FBS voltage becomes higher than 106% of V_{REF} , the high side power switch turns off and the low side synchronous rectifier turns on. The low side synchronous rectifier then turns off and the high side power switch turns on again for the on-time determined by V_{IN} , V_{OUT} , and f_{SW} . The IC repeats this operation until the FBS voltage is pulled lower than 106% of V_{REF} .

Output Undervoltage Protection (UVP)

If V_{OUT} is less than approximately 50% of the output voltage setpoint for approximately $20\mu\text{s}$, occurring when the output is short-circuited or the load current is much heavier than the maximum current capacity, the output undervoltage protection (UVP) will be triggered. The undervoltage protection method depends on the SY26170 and SY26171 variant, as follows:

- For the SY26170, the device will shut down in latch-off mode.
- For the SY26171, the IC will enter into hiccup protection mode. The hiccup on-time is 3ms, and

the hiccup off time is 11ms. If the output fault conditions are removed, the device will resume normal operation in the nearest hiccup on-time.

Output Overvoltage Protection (OVP)

The SY26170 and SY26171 includes overvoltage protection. When the FBS voltage exceeds 115% of V_{REF} , overvoltage protection will be triggered. The high side power switch is turned off and the low side synchronous rectifier is turned on until I_{L} reaches the reverse current limit (-10A). Then, the low side synchronous rectifier is turned off and the high side power switch is turned on again for the on-time determined by V_{IN} , V_{OUT} , and f_{SW} . The IC repeats this operation until the FBS voltage is pulled to less than 50% of V_{REF} , and the IC then shuts down in latch-off protection.

The device is re-enabled when EN or V_{IN} is cycled. When the FBS voltage drops below 50% of V_{REF} , the low side synchronous rectifier is turned off for PFM mode, and remains on for forced CCM operation. If FBS rises to more than 115% of V_{REF} again, the IC will repeat overvoltage protection. See the Inductor Selection section to determine proper inductor value. False OVP may occur under FCCM light load conditions if the chosen inductance is insufficient and reverse current limit protection is triggered.

Overtemperature Protection (OTP)

Instant-PWM includes overtemperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. This will shut down the device when the junction temperature exceeds T_{SD} (160°C typ.), as shown in Figure 10. The overtemperature protection method then depends on the SY26170 and SY26171 variant:

- The SY26170 will remain in latch-off mode.
- The SY26171 will resume normal operation after a complete soft-start cycle, once the junction temperature cools down by the hysteresis value T_{HYS} (30°C typ.)

For continuous operation, provide adequate cooling so that the junction temperature does not exceed the OTP threshold.




Figure 10. Overtemperature Protection (SY26171)

Application Information

Feedback Resistor Selection

Choose R_1 and R_2 to program the proper output voltage. A value between $1k\Omega$ and $100k\Omega$ is recommended for both resistors to minimize power consumption under light loads.

For SY26170, If V_{SET} is 1.2V and $R_1 = 10k\Omega$, then R_2 can be calculated to be $30k\Omega$ using the following equation:

$$R_2 = \frac{0.9V}{V_{SET} - 0.9V} \times R_1$$

For SY26171, If V_{SET} is 1.2V and $R_1 = 10k\Omega$, then R_2 can be calculated to be $10k\Omega$ using the following equation:

$$R_2 = \frac{0.6V}{V_{SET} - 0.6V} \times R_1$$




Figure 11. Feedback Resistor-Divider

Input Capacitor Selection

Input filter capacitors are needed to reduce the ripple voltage on the input, to filter the switched current drawn from the input supply, and to reduce potential EMI. When selecting an input capacitor, be sure to select a voltage rating at least 20% greater than the maximum voltage of the input supply and a temperature rating greater than the system requirements. X5R or X7R series ceramic capacitors are most often selected due to their small size, low cost, surge current capability, and high RMS current ratings over a wide temperature and voltage range. However, systems that are powered by a wall adapter or other long and therefore inductive cabling may be susceptible to significant inductive ringing at the input to the device. In these cases, consider adding some bulk capacitance like electrolytic, tantalum or polymer type

capacitors. Using a combination of bulk capacitors (to reduce overshoot or ringing) in parallel with ceramic capacitors (to meet the RMS current requirements) is helpful in these cases.

Consider the RMS current rating of the input capacitor, paralleling additional capacitors if required to meet the calculated RMS ripple current

$$I_{CIN_RMS} = I_{OUT} \times \sqrt{D \times (1 - D)}$$

The worst-case condition occurs at $D = 0.5$, then

$$I_{CIN_RMS_MAX} = \frac{I_{OUT}}{2}$$

For simplicity, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an appropriate input capacitor that meets the specification.

Given the very low ESR and ESL of ceramic capacitors, the input voltage ripple can be estimated by

$$V_{CIN_RIPPLE,CAP} = \frac{I_{OUT}}{f_{SW} \times C_{IN}} \times D \times (1 - D)$$

The worst-case condition occurs at $D = 0.5$, then

$$V_{CIN_RIPPLE,CAP_MAX} = \frac{I_{OUT}}{4 \times f_{SW} \times C_{IN}}$$

The capacitance value is less important than the RMS current rating. In most applications, two $22\mu F$ X5R capacitors are sufficient. Place the ceramic input capacitors as close to the device's IN and GND pins as possible.

Inductor Selection

The inductor is necessary to supply constant current to the output load while being driven by the switched input voltage.

Instant-PWM™ operates well over a wide range of inductor values. This flexibility allows for optimization to find the best trade-off of efficiency, cost, and size for a particular application. Selecting a low inductor value will help reduce size and cost, and enhance transient response, but will increase peak inductor ripple current, reducing efficiency and increasing output voltage ripple. The low DC resistance (DCR) of these low-value inductors may help reduce DC losses and increase efficiency. Higher inductor values tend to have higher DCR and will slow the transient response.

A reasonable compromise between size, efficiency, and transient response can be determined by selecting a ripple current (ΔI_L) approximately 20–50% of the desired

full output load current. Start calculating the approximate inductor value by selecting the input and output voltages, the operating frequency (f_{SW}), the maximum output current (I_{OUT_MAX}), and estimated ΔI_L as a percentage of that current:

$$L_1 = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

Use this inductance value to determine the actual inductor ripple current (ΔI_L) and required peak current inductor current I_{L_PEAK} .

$$\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L_1}$$

$$I_{L_PEAK} = I_{OUT_MAX} + \frac{\Delta I_L}{2}$$

Select an inductor with a saturation current and thermal rating in excess of $I_{L,PEAK}$.

For maximum efficiency, select an inductor with a low DCR that meets the inductance, size, and cost targets. Low loss ferrite materials should be considered.

Inductor Design Example

Consider a typical design for a device providing $1.2V_{OUT}$ at $20A$ from $12V_{IN}$, operating at $600kHz$ and using target inductor ripple current (ΔI_L) of 50%, or $10A$. Determine the approximate inductance value first:

$$L_1 = \frac{1.2V \times (12V - 1.2V)}{12V \times 600kHz \times 10A} = 0.18\mu H$$

Next, select the nearest standard inductance value, in this case $0.22\mu H$, and calculate the resulting inductor ripple current (ΔI_L):

$$\Delta I_L = \frac{1.2V \times (12V - 1.2V)}{12V \times 600kHz \times 0.22\mu H} = 8.18A$$

$$I_{L,PEAK} = 20A + \frac{8.18A}{2} = 24.09A$$

The resulting $8.18A$ ripple current is approximately 40.9% of $20A$, well within the 20%–50% target.

$$I_{L,PEAK,RVS} = \frac{8.18A}{2} = 4.09A < I_{LMT,RVS}$$

Finally, select an available inductor with a saturation current higher than the resulting $I_{L,PEAK}$ of $24.09A$.

Output Capacitor Selection

Instant-PWM provides excellent performance with a wide variety of output capacitor types. Ceramic and POS types are most often selected due to their small size and low cost. Total capacitance is determined by the transient response and output voltage ripple requirements of the system.

Output Ripple

Output voltage ripple at the switching frequency is caused by the inductor current ripple (ΔI_L) on the output capacitors ESR (ESR ripple) as well as the stored charge (capacitive ripple). When considering the total ripple, both should be considered.

$$V_{RIPPLE,ESR} = \Delta I_L \times ESR$$

$$V_{RIPPLE,CAP} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

Consider a typical application with $\Delta I_L = 8.18A$ using five $47\mu F$ ceramic capacitors, each with an ESR of approximately $5m\Omega$ for a parallel total of $235\mu F$ and $1m\Omega$ ESR.

$$V_{RIPPLE,ESR} = 8.18A \times 1m\Omega = 8.18mV$$

$$V_{RIPPLE,CAP} = \frac{8.18A}{8 \times 235\mu F \times 600kHz} = 7.25mV$$

Total ripple = $15.43mV$.

The actual capacitive ripple may be higher than the calculated value because the capacitance decreases with the voltage on the capacitor. Using a $150\mu F$ $40m\Omega$ POS capacitor, the result is as follows:

$$V_{RIPPLE,ESR} = 8.18A \times 40m\Omega = 327.20mV$$

$$V_{RIPPLE,CAP} = \frac{8.18A}{8 \times 150\mu F \times 600kHz} = 11.36mV$$

Total ripple = $338.56mV$

Output Transient Undershoot/Overshoot

If very fast load transients must be supported, consider the effect of the output capacitor on the output transient undershoot and overshoot. Instant-PWM™ responds quickly to changing load conditions, but some considerations are still required, especially when using small ceramic capacitors. These capacitors have low capacitance, which results in insufficient stored energy for load transients. Output transient undershoot and overshoot have two causes: voltage changes caused by the ESR of the output capacitor, and voltage changes caused by the output capacitance and inductor current slew rate.

ESR undershoot or overshoot may be calculated as $V_{ESR} = \Delta I_{OUT} \times ESR$. Using the ceramic capacitor example above and a fast load transient of $\pm 10A$, $V_{ESR} = \pm 10A \times 1m\Omega = \pm 10mV$. The POS capacitor result with the same load transient is $V_{ESR} = \pm 10A \times 40m\Omega = \pm 400mV$.

Capacitive undershoot (load increasing) is a function of the output capacitance, the load step, the inductor value, the input-output voltage difference, and the maximum duty factor. During a fast load transient, the maximum duty factor of Instant-PWM is a function of t_{ON} and the minimum t_{OFF} , as the control scheme is designed to rapidly ramp the inductor current by grouping together many t_{ON} pulses in this case. The maximum duty factor D_{MAX} may be calculated as

$$D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF,MIN}}$$

Given this, the capacitive undershoot may be calculated as

$$V_{UNDERSHOOT,CAP} = -\frac{L_1 \times \Delta I_{OUT}^2}{2 \times C_{OUT} \times (V_{IN,MIN} \times D_{MAX} - V_{OUT})}$$

Consider a $10A$ load increase using the ceramic capacitor case when $V_{IN} = 12V$. At $V_{OUT} = 1.2V$, the result is $t_{ON} = 167ns$, $t_{OFF,MIN} = 180ns$, $D_{MAX} = 167/(167 + 180) = 0.481$ and

$$V_{UNDERSHOOT,CAP} = -\frac{0.22\mu H \times (10A)^2}{2 \times 235\mu F \times (12V \times 0.481 - 1.2V)} = -10.23mV$$

Using the POS capacitor, the calculated undershoot is

$$V_{UNDERSHOOT,CAP} = -\frac{0.22\mu H \times (10A)^2}{2 \times 150\mu F \times (12V \times 0.481 - 1.2V)} = -16.04mV$$

Capacitive overshoot (load decreasing) is a function of the output capacitance, the inductor value, and the output voltage.

$$V_{OVERSHOOT,CAP} = \frac{L_1 \times \Delta I_{OUT}^2}{2 \times C_{OUT} \times V_{OUT}}$$

Consider a 10A load decrease using the ceramic capacitor case above. At $V_{OUT} = 1.2V$ the result is

$$V_{OVERSHOOT,CAP} = \frac{0.22\mu H \times (10A)^2}{2 \times 235\mu F \times 1.2V} = 39.01mV$$

Using the POS capacitor, the calculated overshoot is

$$V_{OVERSHOOT,CAP} = \frac{0.22\mu H \times (10A)^2}{2 \times 150\mu F \times 1.2V} = 61.11mV$$

Combine the ESR and capacitive undershoot and overshoot to calculate the total overshoot and undershoot for a given application.

Load-Transient Considerations

The internal compensation of this device is sufficient for most low duty cycle applications. In applications with fast,

dynamic load currents, adding an RC feed-forward compensation network R_{FF} and C_{FF} may further improve the transient responses. $R_{FF} = 1k\Omega$ and $C_{FF} = 220pF$ have been shown to perform well in most applications. Increasing C_{FF} will speed up the load transient response, but may reduce stability.




Figure 12. Feed-Forward Network

Note that when $C_{OUT} > 500\mu F$ and minimum load current is low, set feed-forward values as $R_{FF} = 1k\Omega$ and $C_{FF} > 2.2nF$ to provide sufficient ripple to FBS for small output ripple and good transient behavior.

Thermal Design Considerations

The maximum power dissipation depends on multiple factors: PCB layout, IC package thermal resistance, local airflow, and the junction temperature relative to ambient. The maximum power dissipation may be calculated as

$$P_{D,MAX} = \frac{(T_{J,MAX} - T_A)}{\theta_{JA}}$$

where $T_{J,MAX}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

To comply with the recommended operating conditions, the maximum junction temperature is 125°C. The junction-to-ambient thermal resistance θ_{JA} is layout dependent. For the QFN3x4-21 package, the thermal resistance θ_{JA} is 24°C/W when measured on a standard Silergy four-layer thermal test board. These standard thermal test layouts have a very large area with long 2oz copper traces connected to each IC pin and very large, unbroken 1oz internal power and ground planes.

To meet the performance of the standard thermal test board in a typical small evaluation board area, wide copper traces are required to be well-connected to the IC's backside pads leading to exposed copper areas on

the component side of the board. A good thermal via from the exposed pad connecting to a wide middle-layer ground plane, and perhaps to an exposed copper area on the board's solder side, is also required.

The maximum power dissipation at $T_A = 25^\circ\text{C}$ may be calculated using the following formula:

$$P_{D,MAX} = \frac{(125^\circ\text{C} - 25^\circ\text{C})}{24^\circ\text{C}/\text{W}} = 4.2\text{W}$$

The maximum power dissipation depends on the operating ambient temperature for fixed time $T_{J,MAX}$ and thermal resistance θ_{JA} . Use the derating curve in Figure 13 below to calculate the effect of rising ambient temperature on the maximum power dissipation.




Figure 13. Maximum Power Dissipation



SILERGY

SY26170/SY26171

Application Schematic (V_{OUT} = 1.2V)




Figure 14. Application Schematic

BOM List

Designator	Description	Part Number	Manufacturer
C _{IN1}	22µF/25V/X5R, 1206	GRM31CR61E226ME15L	Murata
C _{IN2}	0.1µF/50V/X5R, 0603	GRM188R61H104KA93D	Murata
C _{FF}	220pF/50V/C0G, 0603	GRM1885C1H221JA01D	Murata
C _{OUT}	47µF/6.3V/X5R, 1206	GRM31CR60J476KE19L	Murata
C _{SS1}	0.1µF /50V/X5R, 0603	GRM188R61H104KA93D	Murata
C _{SS2}	0.1µF /50V/X5R, 0603	GRM188R61H104KA93D	Murata
C _{BS}	0.1µF/50V/X5R, 0603	GRM188R61H104KA93D	Murata
C _{VCC}	1.0µF/25V/X5R, 0603	GRM155R61E105KE11D	Murata
L	0.22µH, inductor	PCMB104T-R22MS	Cyntec
R ₁	10kΩ, 1%, 0603		
R ₂ , SY26170	30kΩ, 1%, 0603		
R ₂ , SY26171	10kΩ, 1%, 0603		
R _{PG}	10kΩ, 1%, 0603		
R _{MODE}	0Ω, 1%, 0603		
R _{ILMT}	5.6kΩ, 1%, 0603		
R _{FF}	1kΩ, 1%, 0603		

Recommended Components Table for Typical Applications

V _{OUT} (V)	R _{MODE} (kΩ)	Frequency (kHz)	R ₁ (kΩ)	R ₂ (kΩ), SY26170	R ₂ (kΩ), SY26171	C _{FF} (pF)	L/(Rated/Saturating Current)	C _{OUT}
1.2	0	600, FCCM	10	30	10	220	0.22µH/(28A/30A)	47µF×5/6.3V/X5R, 1206
1.8	0	600, FCCM	10	10	5	220	0.22µH/(28A/30A)	47µF×5/6.3V/X5R, 1206
3.3	0	600, FCCM	10	3.75	2.2	220	0.47µH/(28A/30A)	47µF×5/6.3V/X5R, 1206
5	0	600, FCCM	10	2.2	1.37	220	0.68µH/(28A/30A)	47µF×5/6.3V/X5R, 1206

Layout Design

Follow these PCB layout guidelines for optimal performance and thermal dissipation:

- Place the major MLCC capacitors (C_{IN} , C_{OUT}) on the same layer as the device.
- Place the input capacitors as close as possible to the IN and GND pins, minimizing the loop formed by these connections. To reduce parasitic inductance, avoid using direct vias in the power trace between the input capacitors and IN, GND pins.
- Place a smaller package input MLCC capacitor at the reach-out port of Pin 21. This capacitor can be connected with GND by vias.
- Place the V_{CC} capacitor as close as possible to V_{CC} using short, direct connections instead of vias.
- Use a single Kelvin connection between AGND and GND at the C_{VCC} ground point.
- Place the feedback components (R_1 , R_2 , R_{FF} , and C_{FF}) as close to the FBS pin as possible. Avoid routing the remote output-sense line and remote GND-sense (GNDS) line near LX, BS, or other high frequency traces, as they are noise-sensitive.
- Connect the feedback resistor directly to C_{OUT} rather than to the inductor output terminal.
- Guarantee the C_{OUT} negative sides are connected to the GND pin by wide copper traces instead of vias, in order to achieve better accuracy and stability of output voltage.
- The LX connection has large voltage swings and fast edges and can easily radiate noise to adjacent components. Keep its area small to prevent excessive EMI, while providing wide copper traces to minimize parasitic resistance and inductance. Keep sensitive components away from the switching node or provide ground traces between them for shielding, to prevent stray capacitive noise pickup.
- Place the BS capacitor on the same layer as the device; keep the BS voltage path (BS, LX, and C_{BS}) as short as possible.
- It is not recommended to connect control signals and IN directly. A resistor in the range of $1k\Omega$ to $1M\Omega$ should be used if they are pulled high by IN.
- Provide dedicated wide copper traces for the power-path ground between the IC and the input and output capacitor grounds, rather than connecting each of these individually to an internal ground plane.
- Connect the exposed GND pad to a large copper area and place several GND vias on it for heat sinking and noise minimization.
- A four-layer layout is strongly recommended to achieve better thermal performance. For example, an $8.5cm \times 8.5cm$ four-layer PCB with 2oz copper.
- Keep the high current traces (IN, GND, LX, and OUT traces) as short and wide as possible.
- Utilize the top and bottom layers for power IN and GND, making the copper plane as wide as possible. Dedicate the Middle 1 layer to GND layers for conducting heat and shielding, and the Middle 2 layer to the signal line from top-layer crosstalk. Place signal lines on the Middle 2 layer to prevent separating the top and bottom GND layers.






Figure 15. Suggested PCB Layout


QFN3×4-21 Package Outline Drawing




Top View



Bottom View



Front View




**Recommended PCB layout
(Reference only)**

Notes:

1. All dimensions are in millimeters and exclude mold flash and metal burr.
2. Center line refers to chip body center.


Tape and Reel Information

Tape Dimensions and Pin 1 Orientation



Direction of feed →

Reel Dimensions



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length (mm)	Leader length (mm)	Qty per reel
QFN3x4	12	8	13"	400	400	5000



Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change	Pages changed
June 11, 2024	1.0	Initial Release	-

IMPORTANT NOTICE

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2024 Silergy Corp.

All Rights Reserved.