# **Analog Class-D Audio IC for Automotive Application**

## **General Description**

The SY2A54508 is a high efficiency mono Class-D audio power amplifier for automotive emergency call (e-Call), telematics, instrument cluster, and acoustic vehicle alerting system (AVAS) applications. It can output 8W into a  $4\Omega$  load at less than 0.1% THD+N from a 14.4V supply. The product can operate on a wide voltage range with battery supply. The adjustable power limit function allows user to set a virtual voltage rail lower than supply voltage to limit the amount of current through the speaker. Output DC detection circuit prevents speaker damage from long-time current stress if the input capacitors are damaged or shorts exist on the inputs.

The SY2A54508 can drive a mono speaker as low as  $2\Omega$ . The high efficiency of the amplifier allows eliminating an external heat sink when playing music.

Overcurrent protection can protect amplifier from output short to GND, PVDD, and output-to-output. The overcurrent protection, DC protection, and overtemperature protection include an auto-recovery feature. The amplifier also has a built-in load diagnostic function designed for detecting the status of output connections at start. It supports the following diagnostics: speaker wire shorted to GND or PVDD, speaker cross-shorted, and speaker open. The diagnostics result is reported by the I<sup>2</sup>C registers and the FAULTZ pin.

The SY2A54508 is available in a compact TSSOP16E package.

#### **Features**

- · Wide Voltage Range
  - 4.5V to 28V with Under and Overvoltage Protection
  - 40V Load-dump Protection per ISO-16750-2
- High Output Power Capability
  - 8W/4 Ω, 0.1% THD+N at 14.4V
  - 12W/4Ω, <1% THD+N at 12V
- Excellent Audio performance
  - 0.03% THD+N at 1W/4 Ω 12V
  - 102dB A-weighted SNR
- · Comprehensive Protection
  - Undervoltage, Overvoltage, Overtemperature, Overcurrent, and DC Detection Protection with Auto Recovery
  - Selectable Power Limit Function for Speaker Protection
- · Load Diagnostic Functions
  - Open and Shorted Output Load
  - Output-to-ground, Output-to-PVDD Shorts, and Shorted Output Indicator
- AEC-Q100 Qualified with the Following Results
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3
- Differential/Single-ended Input
- I<sup>2</sup>C Deglitch
- Spread Spectrum and Programmable Edge Rate to Optimize EMC Performance

## **Applications**

- Automotive Clusters
- Automotive Emergency Call Systems (eCall)
- Automotive Telematics
- · Automotive Acoustic Vehicle Alerting System (AVAS)




Figure 1. Typical Application Circuit




Figure 2. THD+N vs. Frequency




# **Ordering Information**

| Ordering Part<br>Number | Package Type                             | Top Mark       |
|-------------------------|--|----------------|
| SY2A54508HFP            | TSSOP16E RoHS Compliant and Halogen Free | EUM <i>xyz</i> |

x=year code, y=week code, z= lot number code

# Pinout (Top View)



| Pin Name    | Pin No | <b>Type</b> (1) | Pin Description  |
|-------------|--------|-----------------|--|
| SDZ         | 2      | DI              | Hardware shutdown pin, active low. Can be pulled up to PVDD  |
| 952         |        | Di              | with resistor.   |
| FAULTZ      | 14     | DO              | Open drain output used to display fault status, active low.  |
| GREG        | 3      | Р               | Internal regulator output. Decouple to GND with at least a 1µF capacitor as close to the pin as possible. This pin must not be used to drive external circuit.   |
| INP         | 6      | AI              | Positive audio input. Biased at 2.4V, a DC blocking capacitor should be used on this pin.  |
| INN         | 7      | AI              | Negative audio input. Biased at 2.4V, a DC blocking capacitor should be used on this pin.  |
| MUTE        | 8      | DI              | Hardware mute input, active high. Can be pulled up to PVDD with resistor.  |
| PVDD        | 15     | Р               | Power supply. Decouple to GND with a 0.1µF and a 1nF capacitors, with the smallest capacitor placed as close to the pin as possible. Add a 220µF or greater capacitor for low frequency noise filtering. |
| BSP         | 13     | AI              | Bootstrap supply for positive high-side FET. Connect a 470nF ceramic capacitor between the BSP and the OUTP pins.  |
| OUTP        | 12     | PO              | Class-D H-bridge positive output.  |
| GND         | 1,9,16 | Р               | Power Ground.  |
| BSN         | 10     | AI              | Bootstrap supply for negative high-side FET. Connect a 470nF ceramic capacitor between the BSN and the OUTN pins.  |
| OUTN        | 11     | PO              | Class-D H-bridge negative output.  |
| SDA         | 4      | DIO             | I <sup>2</sup> C serial control data input and output.   |
| SCL         | 5      | DI              | I <sup>2</sup> C serial clock input.   |
| Thermal Pad | _      | _               | Should be soldered to ground with multiple vias for the best heat dissipation and electrical performance.  |

Note 1: Type: A =analog; D =digital; P =power/ground/decoupling; I =input; O =output; IO=inout



# **Block Diagram**




Figure 3. Block Diagram



# **Absolute maximum Ratings** (1)

| Parameter   | Min  | Max       | Unit |
|---|------|-----------|------|
| V <sub>DD</sub> , Supply Voltage PVDD                                       | -0.3 | 34        |      |
| V <sub>DD,MAX</sub> , Transient supply voltage: PVDD ( t ≤ 400ms exposure ) | -1   | 40        |      |
| OUTx  | -1   | 34        |      |
| BSx to OUTx   | -0.3 | 4         | V    |
| V <sub>I</sub> , Interface Pin Voltage SDZ, MUTE, FAULTZ                    | -0.3 | PVDD +0.3 | V    |
| INP, INN  | -0.3 | 3.6       |      |
| SDA, SCL  | -0.3 | GREG      |      |
| SDA, SOL  | -0.3 | +0.3      |      |
| T <sub>J</sub> , Operating Junction Temperature                             | -40  | 150       | °C   |
| T <sub>stg</sub> , Operating Storage Temperature                            | -65  | 150       | C    |

## **Thermal Information** (2)

| Parameter                | Value | Unit |
|--------------------------|-------|------|
| θЈΑ                      | 28.4  |      |
| θ <sub>JC</sub> (top)    | 20    |      |
| θ <sub>JC</sub> (bottom) | 2.6   | °C/W |
| θЈВ                      | 15.3  |      |
| $\psi_{JT}$              | 0.3   |      |

## **Recommended Operating Conditions (3)**

| Parameter   | Min  | Max | Unit |
|---|------|-----|------|
| V <sub>DD</sub> , Supply Voltage PVDD                         | 4.5  | 28  |      |
| V <sub>IH</sub> , High-Level Input Voltage SDZ, MUTE          | 1.25 | 3.3 | V    |
| V <sub>IL,</sub> Low-Level Input Voltage SDZ, MUTE            | 0    | 0.5 |      |
| R <sub>L</sub> , Minimum Load Resistance Output Configuration | 1.8  | -   | Ω    |
| T <sub>A</sub> , Operating Ambient Temperature Range          | -40  | 125 | °C   |

### **Electrical Characteristics**

 $T_A = -40$ °C to 125°C, PVDD=12V,  $R_L = 4\Omega$ , default I<sup>2</sup>C setting, typical values are test at  $T_A = 25$ °C unless otherwise specified (4)

| Parameter       |                                     | Symbol   | Symbol Test Condition   |     | Тур  | Max | Unit |  |
|-----------------|-------------------------------------|----------|---|-----|------|-----|------|--|
|                 | PVDD                                | $V_{DD}$ |   | 4.5 |      | 28  | V    |  |
|                 |                                     |          | SDZ=high, no load, no snubber   | -   | 12   | ı   |      |  |
|                 | Quiescent Supply Current            | IQ       | SDZ=high, with $4\Omega$ load, $5.6\Omega+470$ pF snubber, $15$ uH+2.2uF filter (5)                               | -   | 18.4 | •   | mA   |  |
|                 |                                     |          | SDZ=low, no load, no snubber  | -   | 5.2  | -   | μA   |  |
|                 | High-Level Input Voltage            | ViH      | SDZ, MUTE   | 1.3 | -    |     | V    |  |
|                 | Low-Level Input Voltage             |          | SDZ, MUTE   |     | -    | 0.5 | V    |  |
| DC              | Low-Level Output Voltage            | VoL      | FAULTZ, R <sub>PULL-UP</sub> =100kΩ   | -   | -    | 0.5 | V    |  |
| Characteristics | High-Level Input Current            | Іін      | V <sub>I</sub> = 12V, V <sub>DD</sub> =18V  | -   | -    | 1   | μA   |  |
| Characteristics | Low-Level Input Current             | I⊫       | V <sub>I</sub> = 0V, V <sub>DD</sub> =18V   | -   | -    | 1   | μA   |  |
|                 | Drain-Source on-State<br>Resistance | Rdson    | V <sub>DD</sub> =12V, Id=200mA,<br>T <sub>J</sub> =25°C, includes bonding<br>wire and metallization<br>resistance | -   | 180  | ı   | mΩ   |  |
|                 |                                     |          |   | 19  | 20   | 21  |      |  |
|                 | Gain                                | G        | No load   | 25  | 26   | 27  | dB   |  |
|                 | Gairi                               | G        | INO IOAU  | 31  | 32   | 33  | ub   |  |
|                 |                                     |          | 35  | 36  | 37   |     |      |  |
|                 | Turn-on Time                        | ton      | From SDZ high to PWM on (5)   | -   | 300  | -   | ms   |  |





|                  | Turn-off Time  | toff                   | From SDZ low to PWM off (5)  | -    | 58         | -    | ns  |
|------------------|--|------------------------|--|------|------------|------|-----|
|                  | Class-D Output Offset<br>Voltage<br>(Measured Differentially)  | Vos                    | T <sub>J</sub> =25°C, no input signal,<br>Gain=26dB  | -    | 1.5        | 10   | mV  |
|                  | Gate Drive Supply  | GREG                   | SDZ=high, no input signal  | 3.2  | 3.4        | 3.6  | V   |
|                  | PWM Frequency  | f <sub>PWM</sub>       | Selectable for AM avoidance  | -    | 400<br>500 | -    | kHz |
|                  | Power Supply Ripple<br>Rejection                               | PSRR                   | V <sub>ripple</sub> =200mV <sub>PP</sub> , Gain=20dB,<br>1kHz, inputs AC-coupled to<br>GND | -    | -65        | -    | dB  |
|                  |  |                        | PVDD=6V, $R_L$ =2 $\Omega$ , f=1kHz,<br><=1%THD+N  | -    | 4.4        | -    |     |
|                  |  |                        | PVDD=10V, $R_L = 2\Omega$ , $f=1kHz$ , <=1%THD+N   | -    | 11.9       | -    |     |
| AC               | Output Power   | Po                     | PVDD=14.4V, $R_L = 4\Omega$ ,<br>f=1kHz, <=0.1%THD+N                                       | -    | 8          | -    | W   |
| Characteristics  |  |                        | f=1kHz, <=1%THD+N  | -    | 12.3       | -    |     |
| 2.14.40101101103 |  |                        | PVDD=12V, $R_L = 8\Omega$ , $f=1kHz$ , <=10%THD+N  | -    | 9.4        | -    |     |
|                  | Total Harmonic Distortion + Noise                              | THD+N                  | f=1 kHz, Po=1W   | -    | 0.03       | ı    | %   |
|                  | Output Integrated Noise Floor                                  | Vn                     | T <sub>J</sub> =25°C,20Hz to 20kHz, A-weighted filter, Gain=20dB                           | -    | 62         | -    | μV  |
|                  | Signal to Noise Ratio  | SNR                    | Max output at THD+N<1%,<br>f=1kHz, Gain=20dB, A-<br>weighted, PVDD=12V                     | -    | 102        | -    | dB  |
|                  | V <sub>DD</sub> Undervoltage Lockout                           | V <sub>UVLO_RISE</sub> | V <sub>DD</sub> Rising to exit UVLO  |      | 3.9        | 4.3  | V   |
|                  | Threshold  | Vuvlo_fall             | V <sub>DD</sub> Falling to enter UVLO  | 3.2  | 3.6        | -    | V   |
|                  | V <sub>DD</sub> Overvoltage Lockout                            | V <sub>OVLO_RISE</sub> | V <sub>DD</sub> Rising to enter OVLO   | -    | 35.5       | 36.6 | V   |
|                  | Threshold Thermal Shutdown                                     | V <sub>OVLO_FALL</sub> | V <sub>DD</sub> Falling to exit OVLO   | 32.4 | 33.8       | -    | V   |
|                  | Temperature  | T <sub>SD</sub>        | (5)  | -    | 150        | -    | °C  |
| Protection       | Thermal Shutdown Hysteresis                                    | T <sub>HYS</sub>       | (5)  | -    | 15         | -    | °C  |
|                  | Short Circuit Protection                                       | I <sub>SC</sub>        | T <sub>J</sub> =25°C (5)   | -    | 6.8        | -    | Α   |
|                  | Overcurrent Protection   | loc                    | T <sub>J</sub> =25°C, full-bridge overload (5)   | -    | 5          | -    | Α   |
|                  | DC Detection Time  | <b>t</b> DCDET         | (5)  | -    | 605        | -    | ms  |
|                  | DC Detection Threshold<br>(Output Differential Duty-<br>cycle) |                        | (5)  | -    | 19         | -    | %   |
|                  | Voltage to Detect a Short from OUT Pin(s) to Power             |                        |  | 6    | -          | -    | V   |
| Load             | Resistance to Detect a Short from OUT Pin(s) to Ground         |                        |  | -    | -          | 50   | Ω   |
| Diagnostics      | Open Load Detection<br>Threshold                               |                        | Including speaker wires  | 70   | 100        | 180  | Ω   |
|                  | Short Load Detection<br>Threshold                              |                        | Including speaker wires  | 0.6  | 1.2        | 1.8  | Ω   |
|                  | SDA/SCL High-level Input<br>Voltage                            |                        |  | 1.3  | -          | -    | V   |
| I <sup>2</sup> C | SDA/SCL Low-level Input<br>Voltage                             |                        |  | -    | -          | 0.5  | V   |
| 10               | SDA High-level Output<br>Voltage                               |                        | R <sub>PULL-UP</sub> =100k $\Omega$ to 3.3V  | 3    | -          | -    | V   |
|                  | SDA Low-level Output<br>Voltage                                |                        | 3mA sink current   | -    | -          | 0.3  | V   |

**Note 1:** Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





**Note 2**:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a high effective four layers thermal conductivity test board of JEDEC 51-7.

Note 3: The device is not guaranteed to function outside its operating conditions.

**Note 4**: Unless otherwise stated, limits are 100% production tested under pulsed load conditions such that  $T_A \cong T_J = 25^{\circ}C$ . Limits over the operating temperature range (See recommended operating conditions) and relevant voltage range(s) are guaranteed by design, test, or statistical correlation.

**Note 5**: Guaranteed by design or statistical correlation and not production tested.



# I<sup>2</sup>C Timing Requirements for Control Port

| Parameter                        | Symbol              | Test Condition | Min | Max | Unit |
|----------------------------------|---------------------|----------------|-----|-----|------|
| SCL Frequency                    | fscL                | No wait states |     | 400 | kHz  |
| SCL and SDA Rise Time            | tr                  |                |     | 300 | ns   |
| SCL and SDA Fall Time            | t <sub>f</sub>      |                |     | 300 | ns   |
| SCL High Duration Time           | twн                 |                | 0.6 |     | μs   |
| SCL Low Duration Time            | twL                 |                | 1.3 |     | μs   |
| SDA to SCL Setup Time            | ts1                 |                | 250 |     | ns   |
| SCL to SDA Hold Time             | t <sub>h1</sub> (1) |                | 0   |     | ns   |
| Free Time between Stop and Start | t <sub>buf</sub>    |                | 1.3 |     | μs   |
| Condition                        |                     |                |     |     | ,    |
| SCL to Start Condition           | ts2                 |                | 0.6 |     | μs   |
| Start Condition to SCL Hold Time | t <sub>h2</sub>     |                | 0.6 |     | μs   |
| SCL to Stop Condition            | ts3                 |                | 0.6 |     | μs   |

**Note 1:** A device must internally provide a hold time of at least t<sub>f</sub> for the SDA signal to bridge the undefined region of the falling edge of SCL.






Figure 4. I<sup>2</sup>C Timing Diagram





# **Typical Performance Characteristics**


(All measurements taken at 1 kHz, unless otherwise noted.)




















































































































## **Detailed Description**

The SY2A54508 is a high-performance mono analog audio amplifier IC used in the automotive applications which is AEC-Q100 qualified with temperature grade 1 (-40°C to 125°C), HBM ESD classification level H2, and CDM ESD classification level C3 per AEC-Q100-011 Rev.D.

#### **Gain Setting and Input Resistance**

The gain of the SY2A54508 is set by bit 7 and bit 6 of Control register (0x03). Configuring the amplifier gain can be achieved by varying the input resistors inside the amplifier. The gains and the corresponding input resistance are listed in Table 1. There is  $\pm 10\%$  variation in input resistance from production variation. The input resistance of the amplifier varies from a minimum of  $4.6k\Omega\pm10\%$  to a maximum of  $30k\Omega\pm10\%$  when the gain is changed. As a result, if a single capacitor is used in the input high-pass filter, the -3 dB cutoff frequency may change when changing gain steps.

Table 1. Gain and Input Impedance

| Amplifier Gain (dB) | Input Impedance (kΩ) |
|---------------------|----------------------|
| 20                  | 30                   |
| 26                  | 15                   |
| 32                  | 7.5                  |
| 36                  | 4.6                  |




Figure 5. Input Impedance

Use formula 1 to calculate the -3dB frequency. Use the values listed in Table 1 for Ri.

$$f_c = \frac{1}{2\pi \cdot R_i \cdot C_i} \tag{1}$$

#### Input Capacitor, Ci

The performance at low frequency (bass) is affected by the corner frequency (fc) of the high-pass filter composed of input resistor (Ri) and input capacitor (Ci), as determined by the formula (1). The AC-coupling capacitor allows the amplifier to automatically bias the input signal to an optimum DC level.




Figure 6. -3dB Frequency of HPF

The resistance of input resistors is different at different gain settings. Consider the specification calls for a flat bass response down to 20Hz. Formula 1 is reconfigured as formula 2.

$$C_{i} = \frac{1}{2\pi \cdot R_{i} \cdot f_{c}}$$
 (2)

Choose Ci such that the filter corner frequency s well below the lowest frequency of interest. Typically, a 1µF ceramic capacitor is suggested. For best audio quality, use capacitors with low-voltage coefficient dielectrics, such as tantalum or ceramic.



#### **Differential Input**

The SY2A54508 has an internal fully differential input structure which can provide an improved common mode rejection ratio. When using the SY2A54508 with a differential input source, connect the positive lead of the audio source to the INP input and the negative lead of the audio source to the INN input.

The SY2A54508 can also be used with a single-ended source. Connect AC-ground to the INP or INN inputs through a capacitor equal in value to the input capacitors used on INN or INP and apply the audio source to either input. The input signal connections are shown in Figure 7.




Figure 7. Input Signal Connection

### **SDZ and Mute Operation**

The SY2A54508 offers a shutdown mode designed to reduce supply current during idle periods for power conservation. Pulling down the SDZ pin, the amplifier enters shutdown mode, and the internal LDO is disabled. The power MOSFETs are set to Hi-Z state for low power dissipation. The peripheral I<sup>2</sup>C device can't be accessed in this mode. Pulling the SDZ pin high, the amplifier will exit shutdown mode, perform load diagnostics, and start driving the speaker, as shown in Figure 9.

The SY2A54508 has a mute mode to silence the amplifier output. This mode is enabled when the MUTE pin is set high. Pulling down the MUTE pin returns to normal play mode after less than 20µs.

#### Modulation Scheme

The SY2A54508 uses BD mode modulation scheme, as shown in Figure 8. In BD mode, the two half-bridges switch in phase, but the input signal for the modulators is inverted. Each output is switching from 0V to the power supply voltage. When the OUTP and OUTN are in phase and there is no input signal, there is almost no current into the speaker. When output voltages are positive, the duty-cycle of OUTP is greater than 50% and OUTN is less than 50%. When output voltages are negative, the duty cycle of OUTP is less than 50% and OUTN is greater than 50%. The voltage across the speaker is at 0V throughout most of the switching period, reducing the switching current, which reduces any I<sup>2</sup>R losses in the load.






Figure 8. BD Mode Modulation

### **Load Diagnostics and Timing**


The SY2A54508 has a built-in load diagnostic function designed for detecting the status of output connections at power up. It includes the following diagnostics:


- Output short to Ground (PSG)
- Output short to Power (PSP)
- Shorted load (SLD)
- Open load (OLD)

The diagnostics result is reported by the Fault register (0x01) and the Status and Load Diagnostic register (0x02). The load diagnostic function will run after pulling SDZ pin high or after auto recovery from overcurrent, direct current, overtemperature, undervoltage, or overvoltage errors. The device will diagnose sequentially whether the output is a short to GND, short to PVDD, the load is shorted, and the load is open. If a fault is diagnosed, subsequent detection will be skipped until next cycle. The load diagnostic biases the output, which therefore requires limiting the capacitance value for proper functioning. The load diagnostic takes approximately 150ms (typical) to detect the four-fault states, and then wait 150ms (typical) for the control system to acquire an LD result. Except for open load error, any other fault conditions will put the output in a Hi-Z state and the FAULTZ pin be pulled down. If there is no error in load diagnostics, the amplifier will start to output PWM based on the audio signal. With the default I2C settings, bit 5 of Control register 2 (0x04) is 0. The I2C report of PSG (PSP) of OUTP and OUTN is provided. Independent of a PSG or PSP error being detected, bit 1 (bit 0) of register 0x02 will be 1. The PSG (PSP) detection of OUTP and OUTN is independent, so the I<sup>2</sup>C report of these two errors can be separated when bit 5 of Control register 2 (0x04) is 1. Bit1 (bit 0) of register 0x02 represents a PSG (PSP) error on OUTP, and bit 6 (bit 7) of register 0x04 will represent PSG (PSP) error of OUTN, respectively.

The timing sequence of load diagnostics is shown in Figure 9.







- $t_1$ : PSG detection time, typical 3ms;
- t<sub>2</sub>: PSP detection time, typical 3ms;
- t<sub>3</sub>: interval time, typical 3ms;
- t<sub>4</sub>: OLD/SLD detection time, typical 141ms;
- t<sub>5</sub>: wait time, typical 150ms.

Figure 9. Load Diagnostics Timing

In addition, if the SY2A54508 is used in an eCall system, where load diagnostic will run all the time unless an emergency happens, to account for the timing variation, the recommended SDZ pull down time is at 215ms±15ms, after the SDZ is pulled up, which is appropriate to avoid entering play mode.



#### PLIMIT

The PLIMIT circuit can limit the output peak-to-peak voltage to a set level which is lower than supply voltage. Limiting the amount of speaker current will limit the output power. Limiting the duty-cycle to a fixed maximum value can achieve this function. The limited output voltage can be set using bits 3-5 in the Control register (0x03). This control scheme provides seven selectable output voltages.

#### I<sup>2</sup>C Serial Control Interface

The SY2A54508 uses the I<sup>2</sup>C bus transfer protocol to communicate with the system. Two wires, serial data and serial clock, carry information between the devices connected to the bus. Each device is recognized by a unique 7-bit address and can operate as either a transmitter or a receiver. The controller device initiates a data transfer and provides the serial clock on the bus. The SY2A54508 is always an I<sup>2</sup>C peripheral device.

The following functions can be controlled by the I<sup>2</sup>C interface:

- Changing gain setting to 20 dB, 26 dB, 32 dB, or 36 dB
- Controlling PLIMIT peak voltage value
- · Reporting load diagnostic results
- Reporting fault protection
- · Changing switching frequency for AM radio interference avoidance

The I<sup>2</sup>C bus can support 100kHz and 400kHz data transfer rates for a single-byte and multi-byte read/write transactions. Multiple controllers and wait state insertion are not possible. The device address of the SY2A54508 is 0xD8.




Figure 10. Typical I2C Sequence

## Single and Multiple Byte Transfers

From register addresses 0x01 to 0x04, the I<sup>2</sup>C serial port control interface offers single-byte and multi-byte read/write operations.

Only when the controller device continues to acknowledge a data byte, the DAP responds to the command one byte at a time during multi-byte read operations, incrementing the read/write address pointer. If a particular register address does not contain 8\*N bits, the unused bits will be read as logical 0.




Figure 11. Single Byte Write Transfer




Figure 12. Single Byte Read Transfer

19






Figure 13. Multiple-Byte Read Transfer

#### **BSN** and **BSP**

The power output stage uses NMOSFETs for both high-side and low-side of the two half-bridges driving the outputs. Bootstrap capacitors are required to provide power for the high side MOSFETs of each output during normal operation. Typically, a 470nF ceramic capacitor, with a rated voltage of at least 16V, should be connected from OUTx to its corresponding bootstrap pin BSx. During each switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs on.

### **GREG Supply**

The GREG supply powers the gates of the output full bridge transistors. A 1µF capacitor connected between this pin and ground is recommended.

#### **Spread Spectrum**

The SY2A54508 supports spread spectrum clock to improve EMC performance. Spread spectrum is a technique of modulating the oscillator frequency with a slowly varying signal to broaden the switching spectrum, thereby reducing the spectral density of the EMI. The spread spectrum can be enabled using bit 4 and bit3 in the Control Register 2 (0x04). The frequency range Δf is ±25kHz (375kHz to 425kHz for PWM frequency 400kHz) and frequency of modulation profile (fm) can be set to 25.4kHz (0x04[4:3] = 2b'01), 12.7kHz (0x04[4:3] = 2b'10), and 6.4kHz (0x04[4:3] = 2b'11).





Figure 14. Spread Spectrum Operation


### **Output LC Filter**

If the connections from the SY2A54508 to the speaker are not short or to satisfy the EMI requirements, it is recommended to add an output LC filter to eliminate the high-frequency emissions. The cutoff frequency of the LC filter must be less than the Class-D switching frequency to filter out switching frequency and its harmonics. The filter can be chosen according to a desired cutoff frequency and quality factor Q. Figure 15 shows two typical filter structures.



(a) Cutoff Frequency is 27kHz, Q=0.766, Speaker Impedance =  $4\Omega$ 





(b) Cutoff Frequency is 55kHz, Q=0.698, Speaker Impedance =  $4\Omega$ Figure 15. Typical LC Output Filter

#### **Protection Circuits**

The device is fully protected against short circuit, overtemperature, DC-detection, overvoltage, and undervoltage.

#### **Overcurrent Protection (OCP)**

To protect speaker drivers from overcurrent damage, the SY2A54508 has a built-in short-circuit protection circuit. When the wires connected to speakers are shorted to each other, shorted to GND, or to PVDD, overcurrent detectors will be activated. Once the overcurrent detectors are active, the amplifier outputs will enter a Hi-Z state, and the protection latch is engaged. The overcurrent fault is reported on the FAULTZ pin as a low state and in the I<sup>2</sup>C register. The latch will be cleared after 775ms, and the device will auto-recover if the short condition disappears.

## Undervoltage Lockout (UVLO) and Overvoltage Lockout (OVLO)

When the PVDD voltage is lower than the undervoltage threshold or rises above the overvoltage lockout threshold voltage, the device will enter shutdown mode and internal logic resets. UVLO and OVLO events are be reported on the FAULTZ pin and in the Fault Register. Operation resumes when PVDD rises above the UVLO threshold with hysteresis or falls below OVLO threshold with hysteresis.

## **Overtemperature Protection (OTP)**

If the internal junction temperature of the SY2A54508 becomes higher than 150°C, the device will enter shutdown mode and internal logic resets. This is not a latched fault. The overtemperature fault is cleared, and the amplifier returns to normal operation when the junction temperature falls by 15°C.

#### **DC Detection**

The SY2A54508 has a DC detection circuit to protect the speakers from DC current which might occur if the input capacitor fails or inputs are shorted on the printed circuit board. The detection circuit measures the difference of the PWM duty-cycle. If it exceeds 20% (for example, 60%, –40%) for more than 605ms at the same polarity, the amplifier will enter a Hi-Z state and the protection latch is engaged. A DC-detected fault is reported on the FAULTZ pin as a low state and in the I<sup>2</sup>C register. The device will auto-recover after 775ms, if the condition disappears.

#### **Fault and Actions**

The following table lists all the faults and actions.


| Fault Event | Fault Event Category | Monitoring<br>Modes | Reporting Method              | Action<br>Result | Clearing                                     |
|-------------|----------------------|---------------------|-------------------------------|------------------|--|
| UV<br>OV    | Voltage fault        | Except              |                               |                  | Auto recovery when fault condition           |
| OTP         | Thermal              | shutdown            | I <sup>2</sup> C + FAULTZ pin | Hi-Z             | disappears                                   |
| OC fault    | Output channel       |                     | 10 +1 AOL12 pill              | 111-2            | Auto recovery after                          |
| DC detect   | fault                | play                |                               |                  | 775ms and repeat load diagnostic until pass, |



|             |            |                              |   |   | then PWM out after<br>150ms       |                 |                              |
|-------------|------------|------------------------------|---|---|-----------------------------------|-----------------|------------------------------|
| PSG PSP SLD | Diagnostic | Perform on                   |   |   | Repeat load diagnostic until pass |                 |                              |
| OLD         | Diagnostic | start up<br>or auto-recovery | ' | ' | I <sup>2</sup> C                  | Output normally | Cycle power or pull down SDZ |

#### **Auto-recovery**

The timing of auto-recovery for overcurrent, direct current, overtemperature, undervoltage and overvoltage is shown in Figure 16.





- $t_0$ : auto-recovery time from OCP and DCP, typical 775ms;
- t<sub>1</sub>: PSG detection time, typical 3ms;
- t<sub>2</sub>: PSP detection time, typical 3ms;
- t<sub>3</sub>: interval time, typical 3ms;
- t<sub>4</sub>: OLD/SLD detection time, typical 141ms;
- $t_5$ : wait time, typical 150ms.

Figure 16. Auto-recovery



# **Register Map**

| I <sup>2</sup> C Address |   |               |   |   |   |   |   |                |                          |
|--------------------------|---|---------------|---|---|---|---|---|----------------|--------------------------|
| Description              |   | Fixed Address |   |   |   |   |   | Read/Write Bit | I <sup>2</sup> C Address |
|                          |   | 6             | 5 | 4 | 3 | 2 | 1 | LSB            | I-C Address              |
| I <sup>2</sup> C Write   | 1 | 1             | 0 | 1 | 1 | 0 | 0 | 0              | 0xD8                     |
| I <sup>2</sup> C Read    | 1 | 1             | 0 | 1 | 1 | 0 | 0 | 1              | 0xD9                     |

| I <sup>2</sup> C Address Register Summary |     |                                     |  |  |  |  |  |  |
|---|-----|-------------------------------------|--|--|--|--|--|--|
| Description                               | R/W | Register Description                |  |  |  |  |  |  |
| 0x01                                      | R   | Latched Fault Register              |  |  |  |  |  |  |
| 0x02                                      | R   | Status and Load Diagnostic Register |  |  |  |  |  |  |
| 0x03                                      | R/W | Control Register                    |  |  |  |  |  |  |
| 0x04                                      | R/W | Control Register 2                  |  |  |  |  |  |  |

| Fault R | Fault Register (0x01) |    |    |    |    |    |    |  |  |  |
|---------|-----------------------|----|----|----|----|----|----|--|--|--|
| D7      | D6                    | D5 | D4 | D3 | D2 | D1 | D0 | Function Description                   |  |  |
| 0       | 0                     | 0  | 0  | 0  | 0  | 0  | 0  | No faults, default value               |  |  |
| -       | -                     | -  | -  | -  | -  | -  | 1  | Reserved                               |  |  |
| -       | -                     | -  | -  | -  | -  | 1  | -  | Reserved                               |  |  |
| -       | -                     | -  | -  | -  | 1  | -  | -  | A load-diagnostics faults has occurred |  |  |
| -       | -                     | -  | •  | 1  | -  | -  | -  | Overcurrent shutdown has occurred      |  |  |
| -       | -                     | -  | 1  | -  | -  | -  | -  | PVDD undervoltage has occurred         |  |  |
| -       | -                     | 1  | -  | -  | -  | -  | -  | PVDD overvoltage has occurred          |  |  |
| -       | 1                     | -  | -  | -  | -  | -  | -  | DC offset protection has occurred      |  |  |
| 1       | -                     | -  | -  | -  | -  | -  | -  | Overtemperature shutdown has occurred  |  |  |

| Status | Status and Load Diagnostic Register (0x02) |    |    |    |    |    |    |   |  |  |  |
|--------|--|----|----|----|----|----|----|---|--|--|--|
| D7     | D6   | D5 | D4 | D3 | D2 | D1 | D0 | Function Description  |  |  |  |
| 0      | 0  | 0  | 0  | 0  | 0  | 0  | 0  | No diagnostic faults, default value   |  |  |  |
| -      | -  | -  | -  | -  | -  | -  | 1  | Output short to PVDD when 0x04 D5 is 0 OUTP short to PVDD when 0x04 D5 is 1     |  |  |  |
| -      | -  | -  | -  | -  | -  | 1  | -  | Output short to Ground when 0x04 D5 is 0 OUTP short to Ground when 0x04 D5 is 1 |  |  |  |
| -      | -  | -  | -  | -  | 1  | -  | -  | Open load   |  |  |  |
| -      | -  | -  | -  | 1  | -  | -  | -  | Shorted load  |  |  |  |
| -      | -  | -  | 1  | -  | -  | -  | -  | In a fault condition (OC/OT/DC/UV/OV)   |  |  |  |
| -      | -  | 1  | -  | -  | -  | -  | -  | Performing load   |  |  |  |
| -      | 1  | -  | -  | -  | -  | -  | -  | In mute mode  |  |  |  |
| 1      | -  | -  | -  | -  | -  | -  | -  | In play mode  |  |  |  |

| Contro | Control Register (0x03) |    |    |    |    |    |    |   |  |  |
|--------|-------------------------|----|----|----|----|----|----|---|--|--|
| D7     | D6                      | D5 | D4 | D3 | D2 | D1 | D0 | Function Description  |  |  |
| 0      | 1                       | 1  | 1  | 1  | 0  | 0  | 0  | Default value. 26dB gain, switching frequency is 400kHz. Power limit function disable |  |  |
| -      | -                       | -  | -  | -  | -  | -  | 1  | Switching frequency set to 500kHz   |  |  |
| -      | -                       | -  | -  | -  | 1  | 1  | -  | reserved  |  |  |
| -      | -                       | 1  | 1  | 0  | -  | -  | -  | Power limit to 14V peak output  |  |  |
| -      | -                       | 1  | 0  | 1  | -  | -  | -  | Power limit to 11.8V peak output  |  |  |
| -      | -                       | 1  | 0  | 0  | -  | -  | -  | Power limit to 9.8V peak output   |  |  |
| -      | -                       | 0  | 1  | 1  | -  | -  | -  | Power limit to 8.4V peak output   |  |  |
| -      | -                       | 0  | 1  | 0  | -  | -  | -  | Power limit to 7V peak output   |  |  |
| -      | -                       | 0  | 0  | 1  | -  | -  | -  | Power limit to 5.9V peak output   |  |  |
| -      | -                       | 0  | 0  | 0  | -  | -  | -  | Power limit to 5V peak output   |  |  |
| 0      | 0                       | -  | -  | -  | -  | -  | -  | 20dB gain   |  |  |






| 1 | 0 | - | - | - | - | - | - | 32dB gain |
|---|---|---|---|---|---|---|---|-----------|
| 1 | 1 | - | - | - | - | - | - | 36dB gain |

| Conti | Control Register 2 (0x04) |    |    |    |    |    |    |   |  |  |
|-------|---------------------------|----|----|----|----|----|----|---|--|--|
| D7    | D6                        | D5 | D4 | D3 | D2 | D1 | D0 | Function Description  |  |  |
| 0     | 0                         | 0  | 0  | 0  | 0  | 1  | 0  | Default. Not check PSG_N/PSP_N, no spread spectrum, fast edge |  |  |
| 1     | -                         | -  | -  | -  | -  | -  | -  | OUTN short to Ground when 0x04 D5 is 1                        |  |  |
| -     | 1                         | -  | -  | -  | -  | -  | -  | OUTN short to PVDD when 0x04 D5 is 1                          |  |  |
| -     | -                         | 1  | -  | -  | -  | -  | -  | Enable of PSG/PSP of OUTP and OUTN separation                 |  |  |
| -     | -                         | -  | -  | -  | -  | -  | 1  | reserved  |  |  |
| -     | -                         | -  | -  | -  | 0  | 0  | -  | Medium fast edge  |  |  |
|       | -                         | -  | -  | -  | 1  | 0  | -  | Slow edge   |  |  |
| -     | -                         | -  | -  | -  | 1  | 1  | -  | Medium slow edge  |  |  |
| -     | -                         | -  | 0  | 1  | -  | -  | -  | 25.5kHz fm with ±25kHz range                                  |  |  |
| -     | -                         | -  | 1  | 0  | -  | -  | -  | 12.7kHz fm with ±25kHz range                                  |  |  |
| -     | -                         | -  | 1  | 1  | -  | -  | -  | 6.4kHz fm with ±25kHz range                                   |  |  |




# Schematic, BOM, and Layout

## **Typical Application Schematic**



#### (a). SY2A54508 Peripheral Circuit



(b). USB to I<sup>2</sup>C Circuit (Optional) Figure 17. SY2A54508 EVM Schematic

#### **BOM List**

| Designator      | Description   | Part Number  | Manufacturer |
|-----------------|---|--------------|--------------|
| IC1             | Analog class-D audio amplifier for automotive, TSSOP16E | SY2A54508HFP | Silergy      |
| IC2             | 36V 300mA LDO Regulator, SO8E                           | SA21345AFCA  | Silergy      |
| IC3             | USB Bus Convert chip, SSOP20                            | CH341T       |              |
| J1,J4           | Connector, B2PS-VH(LF)(SN)                              |              |              |
| J2              | Header, XH2.54-3P                                       |              |              |
| J5              | JACK-PJ307G   |              |              |
| LIN             | JACK-RCA  |              |              |
| USB             | MUSB-05-F-AB-SM-A                                       |              |              |
| LED4            | LED, Green, SMD(0805)                                   |              |              |
| XT1             | Oscillator, 12MHz                                       |              |              |
| C1,C5           | Ceramic Capacitor, 10uF/50V(1206)                       |              |              |
| C11             | Ceramic Capacitor, 10uF/10V(0603)                       |              |              |
| C3,C4           | Ceramic Capacitor, 1uF/16V(0603)                        |              |              |
| C7,C10          | Ceramic Capacitor, 470nF/16V(0603)                      |              |              |
| C8              | Ceramic Capacitor, 2.2uF/10V(0805)                      |              |              |
| C9,C12          | Ceramic Capacitor, 100nF/50V(0603)                      |              |              |
| C17,C22,C23     | Ceramic Capacitor, 100nF/10V(0603)                      |              |              |
| C15,C16         | Ceramic Capacitor, 470pF/50V(0603)                      |              |              |
| C18,C19,C20,C21 | Ceramic Capacitor, 33pF/10V(0603)                       |              |              |
| C24,C26         | Configuration1:2.2uF/50V(0805)                          |              |              |
|                 | Configuration2:1uF/50V(0805)                            |              |              |
| C2,C6           | NC  | <u>-</u>     |              |
| C13             | Electrolytic capacitor, 220µF/50V                       |              |              |





| R1,R21          | Resistor,100k(0603)                    |           |  |
|-----------------|--|-----------|--|
| R5,R7,R17,R19   | Resistor,0 $\Omega(0603)$              |           |  |
| R3,R8           | Resistor,10Ω(0603)                     |           |  |
| R2,R4,R6,R7,R13 | Resistor,4.7k(0603)                    |           |  |
| R10,R11         | Resistor,5.6Ω(0805)                    |           |  |
| R16             | Resistor,360K(0805)                    |           |  |
| R23,R24         | NC                                     |           |  |
| L1              | Configuration1:15µH                    |           |  |
|                 | Configuration2:8.2µH                   |           |  |
| S1,S2           | Light Touch Switches, SMD, 3.5mmx2.9mm | EVPAA202K |  |

### **Power Supply Recommendations**

Because of the power loss on the traces between the device and the decoupling capacitors, the decoupling capacitors should be placed closely to PVDD and GND to reduce any parasitic resistance or inductance. A low ESR ceramic capacitor, typically 1nF, is suggested for high frequency noise rejection. For mid-frequency noise filtering, placing a capacitor with a value range between 0.1µF and 1µF as close as possible to the device PVDD pins is recommended. For low frequency noise filtering, a 220µF or greater value (tantalum or electrolytic type) is suggested.

#### **PCB Layout Guidelines**

To obtain optimal thermal dissipation and EMC performance of the SY2A54508, the PCB layout must follow the following guidelines:

- Use a separate short and thick power trace to the SY2A54508 to decrease voltage drop.
- The high-frequency decoupling capacitors of PVDD and GREG should be placed as close to the PVDD pin and GREG pin as possible. These capacitors can be connected to the thermal pad directly for good ground connection. These capacitors should be low ESR ceramic capacitors.
- The input capacitors should be placed as close as possible to the SY2A54508 INN and INP input pins. The input should be routed on the PCB as a differential trace to minimize noise coupling.
- The output LC filter should be placed as close to the output terminals as possible for the best EMI performance. Keep
  the current loop from each of the outputs through the inductor and the small filter cap, then back to GND as small and
  tight as possible. The size of this current loop determines its effectiveness as an antenna.
- The thermal pad must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the thermal pad and thermal land should be large enough for the application. Vias should be connected to a solid copper plane, either on an internal layer or on the bottom layer of the PCB.








Figure 18. PCB Layout Example




# **TSSOP16E Package Outline Drawing**






**Top View** 

Side View A



**Side View B** 






**Recommended PCB Layout** (Reference only)


Notes: All dimensions in millimeters and exclude mold flash & metal burr.



# **Tape and Reel Specification**


## **TSSOP16E Tape Orientation**





Feeding direction →

## **Reel Dimensions**



| Package Types | Tape Width (mm) | Pocket<br>Pitch(mm) | Reel Size<br>(Inch) | Trailer<br>Length(mm) | Leader Length<br>(mm) | Qty per<br>Reel |
|---------------|-----------------|---------------------|---------------------|-----------------------|-----------------------|-----------------|
| TSSOP16E      | 12              | 8                   | 13"                 | 400                   | 400                   | 3000            |



# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate; however, not warrantied. Please make sure that you have the latest revision.

| Revision Number | Revision<br>Date | Description  | Pages changed |
|-----------------|------------------|--|---------------|
| Rev 1.0         | 08/11/2024       | Language improvements for clarity                                      |               |
| Rev 0.9A        | 07/08/2023       | In Bom list, designator C7, C10 is changed from 220nF/50V to 470nF/16V | 26            |
| Rev 0.9         | 24/05/2023       | Initial Release  |               |



#### **IMPORTANT NOTICE**

- Right to make changes. Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use. Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- Terms and conditions of commercial sale. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2024 Silergy Corp.

All Rights Reserved.