

## 0.7V Minimum Input and 100mA Maximum Output Current Synchronous Boost

### General Description

The SY7071 is a high efficiency, synchronous, current hysteresis control; step-up boost converter designed for single-cell or dual-cell alkaline, NiMH, or NiCd battery-powered applications. It can convert down to 0.7V input voltage. It adopts NMOS for the main switch and PMOS for the synchronous switch.

### Ordering Information

SY7071 □(□□)□  
 □ Temperature Code  
 □ Package Code  
 □ Optional Spec Code

| Ordering Number | Package type | Note |
|-----------------|--------------|------|
| SY7071AHC       | SOT-363      |      |

### Features

- 0.7V Minimum Input Voltage
- 5  $\mu$ A Typical Quiescent Current
- Input Under-voltage Lockout
- Pass-through Function During Shutdown
- Low  $R_{DS(ON)}$  (Main Switch/Synchronous Switch) at Output: 0.5/0.7 $\Omega$
- Typical 350mA Peak Current Limit
- RoHS Compliant and Halogen Free
- Compact SOT-363(SC70) Package

### Applications

- Battery Powered Applications
- Consumer And Portable Medical Products
- Personal Care Products
- Smartphones
- White or Status LEDs

### Typical Applications




Figure 1. Schematic Diagram





Figure 2. Efficiency vs. Load Current


### Pinout (top view)



Top mark: **ME***xyz* (Device code: ME, *x*=year code, *y*=week code, *z*= lot number code)

| Name | Number | Description                                                                                                                                                                              |
|------|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| IN   | 1      | Input pin. Decouple this pin to the GND pin with a 10μF ceramic capacitor.                                                                                                               |
| FB   | 2      | Feedback pin. Connect a resistor R <sub>1</sub> between OUT and FB, and a resistor R <sub>2</sub> between FB and GND to program the output voltage.<br>$V_{OUT}=1.0V \times (R_2/R_1+1)$ |
| GND  | 3      | Ground pin.                                                                                                                                                                              |
| OUT  | 4      | Output pin. Decouple this pin to the GND pin with a minimum of 10μF ceramic capacitor.                                                                                                   |
| LX   | 5      | Inductor node. Connect an inductor between the IN pin and the LX pin.                                                                                                                    |
| EN   | 6      | Enable pin. Pull it high to turn on or pull it low to shut down the part. Do not leave it floating.                                                                                      |

## Block Diagram



## Absolute Maximum Ratings (Note 1)

|                                                                  |                |
|------------------------------------------------------------------|----------------|
| All Pins to GND-----                                             | 6V             |
| Power Dissipation, $P_D$ @ $T_A = 25^\circ\text{C}$ SOT-363----- | 0.6W           |
| Package Thermal Resistance (Note 2)                              |                |
| $\theta_{JA}$ -----                                              | 161°C/W        |
| $\theta_{JC}$ -----                                              | 130°C/W        |
| Junction Temperature Range -----                                 | 150°C          |
| Lead Temperature (Soldering, 10 sec.) -----                      | 260°C          |
| Storage Temperature Range -----                                  | -65°C to 150°C |

## Recommended Operating Conditions (Note 3)

|                                  |                      |
|----------------------------------|----------------------|
| IN -----                         | 0.7V to 5.0V         |
| EN -----                         | 0V to $V_{OUT}+0.3V$ |
| All other pins -----             | 0-5.0V               |
| Junction Temperature Range ----- | -40°C to 125°C       |
| Ambient Temperature Range -----  | -40°C to 85°C        |

## Electrical Characteristics

( $V_{IN}=1.2V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=10mA$ ,  $T_A = 25^\circ\text{C}$  unless otherwise specified)

| Parameter                                     | Symbol        | Test Conditions                                   | Min                  | Typ  | Max                 | Unit             |
|-----------------------------------------------|---------------|---------------------------------------------------|----------------------|------|---------------------|------------------|
| Input Voltage                                 | $V_{IN}$      |                                                   | 0.7                  |      | 5.0                 | V                |
| Minimum $V_{IN}$ at start-up                  | $V_{START}$   |                                                   |                      | 0.75 |                     | V                |
| Output Voltage Range                          | $V_{OUT}$     |                                                   | 1.8                  |      | 5.25                | V                |
| Quiescent Current                             | $V_{IN}$      | $I_O=0mA, V_{EN}=V_{IN}=1.2V$ ,<br>$V_{OUT}=3.4V$ |                      | 0.5  |                     | $\mu A$          |
|                                               | $V_{OUT}$     |                                                   |                      | 5    |                     |                  |
| Shut Down Current                             | $I_{SHDN}$    | $V_{EN}=0V, V_{IN}=3.0V$                          |                      |      | 1                   | $\mu A$          |
| EN Rising Threshold                           | $V_{ENH}$     | $V_{IN} \leq 1.6$                                 | $0.75 \times V_{IN}$ |      |                     | V                |
|                                               |               | $1.6 < V_{IN} < 5.0$                              | 1.2                  |      |                     | V                |
| EN Falling Threshold                          | $V_{ENL}$     | $V_{IN} \leq 1.6$                                 |                      |      | $0.2 \times V_{IN}$ | V                |
|                                               |               | $1.6 < V_{IN} < 5.0$                              |                      |      | 0.32                | V                |
| Low Side Main FET $R_{ON}$                    | $R_{DS(ON)1}$ | $V_{OUT}=3.3V$                                    |                      | 0.5  |                     | $\Omega$         |
| Synchronous FET $R_{ON}$                      | $R_{DS(ON)2}$ | $V_{OUT}=3.3V$                                    |                      | 0.7  |                     | $\Omega$         |
| Main FET Current Limit                        | $I_{LIM}$     |                                                   | 300                  | 350  |                     | mA               |
| Reference Voltage                             | $V_{REF}$     |                                                   | 0.97                 | 1.0  | 1.03                | V                |
| Output Over Voltage Protection                | $V_{OVP}$     |                                                   |                      | 5.8  | 6                   | V                |
| Thermal Shutdown Temperature                  | $T_{SD}$      |                                                   |                      | 150  |                     | $^\circ\text{C}$ |
| Thermal Shutdown Hysteresis                   | $T_{HYS}$     |                                                   |                      | 20   |                     | $^\circ\text{C}$ |
| Under Voltage Lockout For Turn off Protection | $V_{UVLO}$    | $V_{IN}$ decreasing                               |                      | 0.6  |                     | V                |


**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ\text{C}$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.


**Note 3:** The device is not guaranteed to function outside its operating conditions.

## Typical Performance Characteristics


Efficiency vs. Load Current



Efficiency vs. Load Current




Output Ripple  
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=0mA$ )




Time (1 $\mu s$ /div)

Output Ripple  
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=10mA$ )




Time (4 $\mu s$ /div)

Output Ripple  
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=50mA$ )




Time (1 $\mu s$ /div)

Output Ripple  
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=100mA$ )




Time (1 $\mu s$ /div)

**Startup from Enable**  
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=100mA$ )




Time (800µs/div)

**Shutdown from Enable**  
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=100mA$ )




Time (800µs/div)

**Startup from  $V_{IN}$**   
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=100mA$ )




Time (2ms/div)

**Shutdown from  $V_{IN}$**   
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=100mA$ )



Time (2ms/div)

**Load Transient**  
( $V_{IN}=1.5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=10mA \sim 100mA$ )



Time (800µs/div)

## Applications Information

The SY7071 is a high efficiency, synchronous, current hysteresis control; step-up boost converter designed for single-cell or dual-cell alkaline, NiMH, or NiCd battery-powered applications. It can convert down to 0.7V input voltage. It adopts NMOS for the main switch and PMOS for the synchronous switch.

### Input Capacitor C<sub>IN</sub>:

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C<sub>IN</sub> and IN/GND pins. In this case, a 10μF low ESR ceramic capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit.

### Output Capacitor C<sub>OUT</sub>:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use an X5R or better grade ceramic capacitor with 10V rating and greater than 10uF capacitance.

### Inductor L:

A proper inductor must be connected between Pin VIN and Pin LX for SY7071 stable operation. 10uH inductor value is strongly recommended.


Choosing inductance values will affect the switching frequency  $f$  proportional to  $1/L$  as show in below equation:

$$L = \frac{1}{f \times 200mA} \times \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT}}$$


### Recommended PCB Layout:

For the best efficiency and minimum noise problems, the following components should be placed close to the IC: C<sub>IN</sub>, C<sub>OUT</sub>, L.


- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) C<sub>OUT</sub> must be close to Pins OUT and GND. The loop area formed by C<sub>OUT</sub> and GND must be minimized.
- 3) The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.
- 4) The trace connecting to the FB pin must not be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull-down 1MΩ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.




## SOT-363 Package Outline Drawing




**Top view**



**Side view A**



**Side view B**




**Recommended PCB layout  
(Reference only)**


**Notes:** All dimension in MM and exclude mold flash & metal burr.

## Taping & Reel Specification

### 1. SOT-363taping orientation



### 2. Carrier Tape & Reel specification for packages



| Package type | Tape width (mm) | Pocket pitch(mm) | Reel size (Inch) | Trailer length(mm) | Leader length (mm) | Qty per reel (pcs) |
|--------------|-----------------|------------------|------------------|--------------------|--------------------|--------------------|
| SOT363       | 8               | 4                | 7"               | 280                | 160                | 3000               |

### 3. Others: NA



## IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2022 Silergy Corp.

All Rights Reserved.